Re: [coreboot] Fwd: sony vaio pcg sr1k

2009-07-17 Thread ahmet alper parker
mmm :) I should think it again :)

On Thu, Jul 16, 2009 at 6:34 PM, ron minnichrminn...@gmail.com wrote:
 if you really want this you'll need to tear the laptop open and set up
 some way to safely flash -- meaning, a way to recover from failures.
 You need to temporarily sacrifice at least one laptop to the cause.

 I doubt you want to do that :-)

 sorry

 ron


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [patch] LAB support for Asus M2V-MX SE

2009-07-17 Thread Cristi Magherusan
On Thu, 2009-07-16 at 20:16 -0600, Myles Watson wrote:
  Okay, the thing is that the other motherboards I've seen with LAB
  support do have it defined the same way as I did. I'll see if they are
  also having the same option duplicated in Options.lb and are just
  overriding in here.
 I did some of that.  I didn't understand where to put defaults at the time.
 
  Also, I created a ROM and it seems the image is 64KB smaller than it
  should (4MB). Does anyone have any idea why could it be like this?
 
 Sorry I misunderstood.  I thought you had a working image.
I thought so, but I didn't yet attempt to burn it to make sure it works, my bad 
:(

 Here's a simple diff from Config.lb that builds a 2 MB image for me.
I'll give it a try, thanks!

Cristi

-- 
Ing. Cristi Măgherușan, System/Network Engineer
Technical University of Cluj-Napoca, Romania
http://cc.utcluj.ro  +40264 401247


signature.asc
Description: This is a digitally signed message part
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] [patch] [AMD Fam10] Fix confused RB-C2 and DA-C2

2009-07-17 Thread Christian Leber
On Friday 17 July 2009 04:01:35 Bao, Zheng wrote:

Hi Zheng

 RB-C2 probably uses socket type AM3, which is not supported in Coreboot
 currently. I wonder if your board can go through the whole image.

The RB-C2 / 0x100f42 is socket F.


Christian


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [patch] [AMD Fam10] Fix confused RB-C2 and DA-C2

2009-07-17 Thread Bao, Zheng
Hi, Christian, 

In Fam10 BKDG, it says

CPUID Fn8000_0001_EBX BrandId Identifier
  Bits Description
31:28 PkgType: package type. Specifies the processor package type. 
 This field is encoded as follows:

b: Fr2(1207), Fr5(1207), or Fr6(1207). 
0001b: AM2r2 or AM3.
0010b: S1g3 or S1g4. 0011b: G34.
0100b: ASB2. 0101b: C32.

The CPUID Fn8000_0001_EBX of the CPU I am using is 0x10002056, whose bit
31:28 is 1, right?

Zheng

-Original Message-
From: Christian Leber [mailto:christian.le...@ziti.uni-heidelberg.de] 
Sent: Friday, July 17, 2009 5:24 PM
To: coreboot@coreboot.org
Cc: Bao, Zheng
Subject: Re: [coreboot] [patch] [AMD Fam10] Fix confused RB-C2 and DA-C2

On Friday 17 July 2009 04:01:35 Bao, Zheng wrote:

Hi Zheng

 RB-C2 probably uses socket type AM3, which is not supported in
Coreboot
 currently. I wonder if your board can go through the whole image.

The RB-C2 / 0x100f42 is socket F.


Christian




-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


[coreboot] [PATCH] update AM2 CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
See attached...

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

Bring AM2 cpu names up to date with the official 

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at 
 
  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 8.

Build tested, and boot tested on a AMD Athlon(tm) Dual Core Processor 5050e.

Signed-off-by: Ward Vandewege w...@gnu.org

Index: src/cpu/amd/model_fxx/processor_name.c
===
--- src/cpu/amd/model_fxx/processor_name.c	(revision 4407)
+++ src/cpu/amd/model_fxx/processor_name.c	(working copy)
@@ -252,6 +253,7 @@
 			AMD Athlon(tm) 64 Processor FX-ZZ Processor;
 			break;
 		/* Socket AM2 */
+		/* single core */
 		case 0x30015:
 			processor_name_string =
 			AMD Sempron(tm) Processor LE-1RR0;
@@ -260,6 +262,10 @@
 			processor_name_string =
 			AMD Athlon(tm) Processor LE-1ZZ0;
 			break;
+		case 0x30036:
+			processor_name_string =
+			AMD Athlon(tm) Processor 1ZZ0B;
+			break;
 		case 0x30041:
 		case 0x30042:
 		case 0x30043:
@@ -269,11 +275,29 @@
 			processor_name_string =
 			AMD Athlon(tm) 64 Processor TT00+;
 			break;
+		case 0x30052:
+			processor_name_string =
+			AMD Sempron(tm) Processor RR50p;
 		case 0x30064:
 		case 0x30068:
 			processor_name_string =
 			AMD Sempron(tm) Processor TT00+;
 			break;
+		case 0x30071:
+		case 0x30072:
+			processor_name_string =
+			AMD Sempron(tm) Processor TT0U;
+			break;
+		case 0x30082:
+		case 0x30083:
+			processor_name_string =
+			AMD Athlon(tm) Processor TT50e;
+			break;
+		case 0x30092:
+			processor_name_string =
+			AMD Athlon(tm) Neo Processor MV-TT;
+			break;
+		/* dual-core */
 		case 0x31016:
 			processor_name_string =
 			Dual-Core AMD Opteron(tm) Processor 12RR HE;
@@ -290,6 +314,7 @@
 			processor_name_string =
 			AMD Athlon(tm) X2 Dual Core Processor BE-2TT0;
 			break;
+		case 0x31041:
 		case 0x31042:
 		case 0x31046:
 		case 0x31048:
@@ -301,6 +326,27 @@
 			processor_name_string =
 			AMD Athlon(tm) 64 FX-ZZ Dual Core Processor;
 			break;
+		case 0x31066:
+			processor_name_string =
+			AMD Sempron(tm) Dual Core Processor RR00;
+			break;
+		case 0x31073:
+			processor_name_string =
+			AMD Athlon(tm) Dual Core Processor TT50e;
+			break;
+		case 0x31076:
+		case 0x31077:
+			processor_name_string =
+			AMD Athlon(tm) Dual Core Processor TT00B;
+			break;
+		case 0x31083:
+			processor_name_string =
+			AMD Athlon(tm) Dual Core Processor TT50B;
+			break;
+		case 0x31091:
+			processor_name_string =
+			AMD Athlon(tm) X2 Dual Core Processor TT50e;
+			break;
 		/* Socket S1g1 */
 		case 0x00012:
 			processor_name_string =
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] [PATCH] update Socket F CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
See attached...

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

Bring Socket F cpu names up to date with the official 

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at 
 
  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 7.

Build tested.

Signed-off-by: Ward Vandewege w...@gnu.org

Index: src/cpu/amd/model_fxx/processor_name.c
===
--- src/cpu/amd/model_fxx/processor_name.c	(revision 4407)
+++ src/cpu/amd/model_fxx/processor_name.c	(working copy)
@@ -207,6 +207,10 @@
 		switch ((Socket  16) | (CmpCap  12) | (BrandTableIndex  4)
 			| PwrLmt) {
 		/* Socket F */
+		case 0x10012:
+			processor_name_string =
+			AMD Opteron(tm) Processor 22RR EE;
+			break;
 		case 0x11002:
 			processor_name_string =
 			Dual-Core AMD Opteron(tm) Processor 12RR EE;
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] [PATCH] update S1g1 CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
See attached...

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

Bring S1g1 cpu names up to date with the official 

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at 
 
  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 9.

Build tested.

Signed-off-by: Ward Vandewege w...@gnu.org

Index: src/cpu/amd/model_fxx/processor_name.c
===
--- src/cpu/amd/model_fxx/processor_name.c	(revision 4407)
+++ src/cpu/amd/model_fxx/processor_name.c	(working copy)
@@ -302,10 +330,15 @@
 			AMD Athlon(tm) 64 FX-ZZ Dual Core Processor;
 			break;
 		/* Socket S1g1 */
+		/* single core */
 		case 0x00012:
 			processor_name_string =
 			AMD Athlon(tm) 64 Processor TT00+;
 			break;
+		case 0x0002c:
+			processor_name_string =
+			AMD Turion(tm) 64 Mobile Technology MK-YY;
+			break;
 		case 0x00031:
 			processor_name_string =
 			Mobile AMD Sempron(tm) Processor TT00+;
@@ -314,14 +347,34 @@
 			processor_name_string =
 			Mobile AMD Sempron(tm) Processor PP00+;
 			break;
+		case 0x0003c:
+			processor_name_string =
+			Mobile AMD Sempron(tm) Processor PP00+;
+			break;
 		case 0x00042:
 			processor_name_string =
 			AMD Sempron(tm) Processor TT00+;
 			break;
+		case 0x00064:
+		case 0x00066:
+		case 0x0006c:
+			processor_name_string =
+			AMD Athlon(tm) Processor TF-TT;
+			break;
+		/* dual-core */
+		case 0x0101c:
+			processor_name_string =
+			AMD Sempron(tm) Dual Core Processor TJ-YY;
+			break;
 		case 0x0102c:
 			processor_name_string =
 			AMD Turion(tm) 64 X2 Mobile Technology TL-YY;
 			break;
+		case 0x01034:
+		case 0x0103c:
+			processor_name_string =
+			AMD Athlon(tm) 64 X2 Dual-Core Processor TK-YY;
+			break;
 		case 0x01054:
 			processor_name_string =
 			AMD Athlon(tm) 64 X2 Dual Core Processor TT00+;
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] [PATCH] update AM2 CPU names as per AMD revision guide

2009-07-17 Thread Stefan Reinauer
Ward Vandewege wrote:
 See attached...

 Thanks,
 Ward.

   
Acked-by: Stefan Reinauer ste...@coresystems.de

-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
  Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: i...@coresystems.de  • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866




signature.asc
Description: OpenPGP digital signature
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] [PATCH] update Socket F CPU names as per AMD revision guide

2009-07-17 Thread Stefan Reinauer
Ward Vandewege wrote:
 See attached...

 Thanks,
 Ward.

   
 Bring Socket F cpu names up to date with the official 

   Revision Guide for AMD NPT Family 0Fh Processors

 Rev. 3.42 March 2009, found at 
  
   http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

 This patch takes its data from Table 7.

 Build tested.

 Signed-off-by: Ward Vandewege w...@gnu.org
   
Acked-by: Stefan Reinauer ste...@coresystems.de

-- 
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
  Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: i...@coresystems.de  • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866




signature.asc
Description: OpenPGP digital signature
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] [v2] r4432 - trunk/coreboot-v2/src/cpu/amd/model_fxx

2009-07-17 Thread svn
Author: ward
Date: 2009-07-17 17:12:45 +0200 (Fri, 17 Jul 2009)
New Revision: 4432

Modified:
   trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
Log:

Bring AM2 cpu names up to date with the official

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at

  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 8.

Build tested, and boot tested on a AMD Athlon(tm) Dual Core Processor 5050e.

Signed-off-by: Ward Vandewege w...@gnu.org
Acked-by: Stefan Reinauer ste...@coresystems.de



Modified: trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
===
--- trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
12:11:09 UTC (rev 4431)
+++ trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
15:12:45 UTC (rev 4432)
@@ -252,6 +252,7 @@
AMD Athlon(tm) 64 Processor FX-ZZ Processor;
break;
/* Socket AM2 */
+   /* single core */
case 0x30015:
processor_name_string =
AMD Sempron(tm) Processor LE-1RR0;
@@ -260,6 +261,10 @@
processor_name_string =
AMD Athlon(tm) Processor LE-1ZZ0;
break;
+   case 0x30036:
+   processor_name_string =
+   AMD Athlon(tm) Processor 1ZZ0B;
+   break;
case 0x30041:
case 0x30042:
case 0x30043:
@@ -269,11 +274,29 @@
processor_name_string =
AMD Athlon(tm) 64 Processor TT00+;
break;
+   case 0x30052:
+   processor_name_string =
+   AMD Sempron(tm) Processor RR50p;
case 0x30064:
case 0x30068:
processor_name_string =
AMD Sempron(tm) Processor TT00+;
break;
+   case 0x30071:
+   case 0x30072:
+   processor_name_string =
+   AMD Sempron(tm) Processor TT0U;
+   break;
+   case 0x30082:
+   case 0x30083:
+   processor_name_string =
+   AMD Athlon(tm) Processor TT50e;
+   break;
+   case 0x30092:
+   processor_name_string =
+   AMD Athlon(tm) Neo Processor MV-TT;
+   break;
+   /* dual-core */
case 0x31016:
processor_name_string =
Dual-Core AMD Opteron(tm) Processor 12RR HE;
@@ -290,6 +313,7 @@
processor_name_string =
AMD Athlon(tm) X2 Dual Core Processor BE-2TT0;
break;
+   case 0x31041:
case 0x31042:
case 0x31046:
case 0x31048:
@@ -301,6 +325,27 @@
processor_name_string =
AMD Athlon(tm) 64 FX-ZZ Dual Core Processor;
break;
+   case 0x31066:
+   processor_name_string =
+   AMD Sempron(tm) Dual Core Processor RR00;
+   break;
+   case 0x31073:
+   processor_name_string =
+   AMD Athlon(tm) Dual Core Processor TT50e;
+   break;
+   case 0x31076:
+   case 0x31077:
+   processor_name_string =
+   AMD Athlon(tm) Dual Core Processor TT00B;
+   break;
+   case 0x31083:
+   processor_name_string =
+   AMD Athlon(tm) Dual Core Processor TT50B;
+   break;
+   case 0x31091:
+   processor_name_string =
+   AMD Athlon(tm) X2 Dual Core Processor TT50e;
+   break;
/* Socket S1g1 */
case 0x00012:
processor_name_string =


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [PATCH] update AM2 CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
On Fri, Jul 17, 2009 at 05:07:31PM +0200, Stefan Reinauer wrote:
 Ward Vandewege wrote:
  See attached...
 
  Thanks,
  Ward.
 

 Acked-by: Stefan Reinauer ste...@coresystems.de

r4432.

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


[coreboot] [v2] r4433 - trunk/coreboot-v2/src/cpu/amd/model_fxx

2009-07-17 Thread svn
Author: ward
Date: 2009-07-17 17:13:54 +0200 (Fri, 17 Jul 2009)
New Revision: 4433

Modified:
   trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
Log:

Bring Socket F cpu names up to date with the official

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at

  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 7.

Build tested.

Signed-off-by: Ward Vandewege w...@gnu.org
Acked-by: Stefan Reinauer ste...@coresystems.de



Modified: trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
===
--- trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
15:12:45 UTC (rev 4432)
+++ trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
15:13:54 UTC (rev 4433)
@@ -207,6 +207,10 @@
switch ((Socket  16) | (CmpCap  12) | (BrandTableIndex  4)
| PwrLmt) {
/* Socket F */
+   case 0x10012:
+   processor_name_string =
+   AMD Opteron(tm) Processor 22RR EE;
+   break;
case 0x11002:
processor_name_string =
Dual-Core AMD Opteron(tm) Processor 12RR EE;


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [PATCH] update Socket F CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
On Fri, Jul 17, 2009 at 05:08:16PM +0200, Stefan Reinauer wrote:
  Bring Socket F cpu names up to date with the official 
 
Revision Guide for AMD NPT Family 0Fh Processors
 
  Rev. 3.42 March 2009, found at 
   
http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf
 
  This patch takes its data from Table 7.
 
  Build tested.
 
  Signed-off-by: Ward Vandewege w...@gnu.org

 Acked-by: Stefan Reinauer ste...@coresystems.de

r4433.

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


[coreboot] [v2] r4434 - trunk/coreboot-v2/src/cpu/amd/model_fxx

2009-07-17 Thread svn
Author: ward
Date: 2009-07-17 17:15:17 +0200 (Fri, 17 Jul 2009)
New Revision: 4434

Modified:
   trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
Log:

Bring S1g1 cpu names up to date with the official

  Revision Guide for AMD NPT Family 0Fh Processors

Rev. 3.42 March 2009, found at

  http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf

This patch takes its data from Table 9.

Build tested.

Signed-off-by: Ward Vandewege w...@gnu.org
Acked-by: Stefan Reinauer ste...@coresystems.de



Modified: trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c
===
--- trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
15:13:54 UTC (rev 4433)
+++ trunk/coreboot-v2/src/cpu/amd/model_fxx/processor_name.c2009-07-17 
15:15:17 UTC (rev 4434)
@@ -351,10 +351,15 @@
AMD Athlon(tm) X2 Dual Core Processor TT50e;
break;
/* Socket S1g1 */
+   /* single core */
case 0x00012:
processor_name_string =
AMD Athlon(tm) 64 Processor TT00+;
break;
+   case 0x0002c:
+   processor_name_string =
+   AMD Turion(tm) 64 Mobile Technology MK-YY;
+   break;
case 0x00031:
processor_name_string =
Mobile AMD Sempron(tm) Processor TT00+;
@@ -363,14 +368,34 @@
processor_name_string =
Mobile AMD Sempron(tm) Processor PP00+;
break;
+   case 0x0003c:
+   processor_name_string =
+   Mobile AMD Sempron(tm) Processor PP00+;
+   break;
case 0x00042:
processor_name_string =
AMD Sempron(tm) Processor TT00+;
break;
+   case 0x00064:
+   case 0x00066:
+   case 0x0006c:
+   processor_name_string =
+   AMD Athlon(tm) Processor TF-TT;
+   break;
+   /* dual-core */
+   case 0x0101c:
+   processor_name_string =
+   AMD Sempron(tm) Dual Core Processor TJ-YY;
+   break;
case 0x0102c:
processor_name_string =
AMD Turion(tm) 64 X2 Mobile Technology TL-YY;
break;
+   case 0x01034:
+   case 0x0103c:
+   processor_name_string =
+   AMD Athlon(tm) 64 X2 Dual-Core Processor TK-YY;
+   break;
case 0x01054:
processor_name_string =
AMD Athlon(tm) 64 X2 Dual Core Processor TT00+;


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [PATCH] update S1g1 CPU names as per AMD revision guide

2009-07-17 Thread Ward Vandewege
On Fri, Jul 17, 2009 at 05:09:13PM +0200, Stefan Reinauer wrote:
  Bring S1g1 cpu names up to date with the official 
 
Revision Guide for AMD NPT Family 0Fh Processors
 
  Rev. 3.42 March 2009, found at 
   
http://support.amd.com/us/Processor_TechDocs/33610_PUB_Rev3%2042v3.pdf
 
  This patch takes its data from Table 9.
 
  Build tested.
 
  Signed-off-by: Ward Vandewege w...@gnu.org
 
 Acked-by: Stefan Reinauer ste...@coresystems.de

r4434.

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot


Re: [coreboot] [patch] [AMD Fam10] Fix confused RB-C2 and DA-C2

2009-07-17 Thread Ward Vandewege
On Fri, Jul 17, 2009 at 10:01:35AM +0800, Bao, Zheng wrote:
 RB-C2 probably uses socket type AM3, which is not supported in Coreboot
 currently. I wonder if your board can go through the whole image.

Hmm, I think there is some confusion here. If RB-C2 is really 0x100F42, then
we are most certainly talking about Socket F. I have a few Opteron 2372 HE
CPUs that are 0x100F42.

 You can contact tim.per...@amd.com about the patch releasing.

Thank you, I have done so.

Thanks,
Ward.

-- 
Ward Vandewege w...@gnu.org

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot