Re: Epoch Index

2024-06-12 Thread Peter Relson
ue and see what you get. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: DSNTEP2 problem

2024-06-06 Thread Peter Relson
ially when the possible values are not knowable to a parser) to be an "INVALID KEYWORD" (as opposed to if the user had coded PLANN(DSNTEP1) it might have complained that PLANN was an invalid keyword. Peter Relson z/OS Co

Re: Syntax error using Unix cp command with "-W" parameters

2024-05-25 Thread Peter Relson
careless"). Thank you for submitting feedback to get that corrected. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Fault Analyzer output for executed instructions?

2024-05-15 Thread Peter Relson
text as the basis for a display. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: 0C4 pic 11 in stimer exit on retry

2024-05-04 Thread Peter Relson
associated with that RB. Of at least as much importance: Show the data. Including the 8-byte translation exception address. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions,

Re: Testdriving svc in key 9 (was: finding callers key in svc)

2024-05-03 Thread Peter Relson
that routine as REFReshable and put it in SYS1.LINKLIB. This behavior, when marking the module as refreshable, applies only when the REFRPROT option of PROGxx is active. That applies system-wide. As long as that is OK, and you have control of setting REFRPROT, have at it. Peter Relson z/OS Core

Re: finding callers key in svc

2024-05-02 Thread Peter Relson
for placing a reentrant program into key 0 non-fetch-protected storage depend on authorization and various system-wide options, along with the possibility of doing an ATTACHX with the KEY=NINE parameter (which will place into key 0 storage without relying on authorization). Peter Relson z/OS

Re: finding callers key in svc

2024-05-01 Thread Peter Relson
yte name. These days, the L/N/SRL has many better alternatives, such as LLC (of the 2nd byte of RBOPSW) / NILL (to clear the low 4 bits if for some reason you need to do so). Peter Relson z/OS Core Technology Design -- For IBM-M

Re: Weird error with class DATASET

2024-05-01 Thread Peter Relson
e a dataset is being opened. And as you showed you have TAPEAUTHDSN=YES. I have no idea if temporary data sets "count" when OPEN is processing, but it wouldn't shock me. Peter Relson z/OS Core Technology Design -- Fo

Re: finding callers key in svc

2024-04-27 Thread Peter Relson
r's regs (for which the answer is different than the psw/key, but similarly depends on the type of the SVC. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: S0c4 creation

2024-04-22 Thread Peter Relson
refer to as low-core protect). Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Value in SDWAEC1

2024-04-21 Thread Peter Relson
r SDWAPRIM = current primary ASID (such as by using EPAR to extract the current primary ASN). Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@lists

Re: ALESERV rc 15 = 0 and alet = 0

2024-04-19 Thread Peter Relson
, serialization may be required when accessing something other than your address space's data. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: Value in SDWAEC1

2024-04-19 Thread Peter Relson
, it is important to identify to which RB you refer. Peter Relson -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: What is IEANTRTR in Authorized Assembler Services Reference?

2024-04-17 Thread Peter Relson
IEANTRTR, exactly like IEANTRT, has authorization-related "limitations" and authorization-related opportunities. If you look closely, the non-authorized IEANTRT shows that the level parameter has 4 choices. The authorized IEANTRT shows that the level parameter has 7 choices. The same is true

Re: STIMER

2024-04-08 Thread Peter Relson
You can cancel an STIMER via TTIMER CANCEL. Peter Relsonz/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Recovery routine for IRB

2024-03-02 Thread Peter Relson
not need to build/touch IQE/IRB. The parameters on SCHEDIRB (such as EPPTR, MODE, KEY et al) generally cover all the pieces of data that you would set in the IRB. They do cover all that you showed in your code example. It is documented that SCHEDIRB is suggested

Re: Recovery routine for IRB

2024-03-01 Thread Peter Relson
trol Block, SCB). When you are providing a code example and there is any possibility that someone will want to assemble it (perhaps even to try it), please make sure it assembles or provide guidance on what to do to get it to assemble. Peter Relson z/OS Core Technol

Re: SDWAEC1

2024-02-27 Thread Peter Relson
of these are sometimes provided by RTM; SDWAMODN and SDWACSCT are often set by the recovery routine itself. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: SDWAEC1

2024-02-26 Thread Peter Relson
(and options) that you are using. SDWAFMID is set in only a few circumstances, it seems (such as DAT error), so you won't find that helpful generally. Note that none of this discussion mentioned (or had a reason to mention) an RB/XSB pair. Peter Relson z/OS Core Technology Design

Re: SDWAEC1

2024-02-24 Thread Peter Relson
(whatever that is) in all cases. And no one is going to try to figure out the exceptions. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@lists

Re: SDWARTYA in different address space

2024-02-20 Thread Peter Relson
e that the WKAREA default, to register 1, requires that you have set up AR1 appropriately (to 0 would be most appropriate) Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions

Re: Nanosecond resolution timestamps for HLL's?

2024-02-19 Thread Peter Relson
older time stamp than the one already captured). If these two threads were serialized by an ENQ against each other the above scenario would not happen because thread two would not have been able to get to the point of capturing its clock value. Peter Rels

Re: XTL64E_EXTENTADDR

2024-02-10 Thread Peter Relson
it finds it (based on such things as your search criteria - JPALPA or just JPA, for example), then you have a change to get an XTL64. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive acces

Re: XTL64E_EXTENTADDR

2024-02-06 Thread Peter Relson
In contents supervisor speak, an extent list contains header information and then information about the length and address of each (module) extent (whether mapped by IHAXTLST or IHAXTL64. As the name implies, XTL64E_EXTENTADDR contains the address of the extent for this entry. And, not

Re: Difference between STSI instruction and SYSEVENT QVS?

2024-02-06 Thread Peter Relson
AFAIK (which admittedly might not be "far" enough), TFP prior to z16 had no information relevant to STSI. There are now TFP hardware records that apply variable capacity for which STSI surfaces information. Possibly QVS should surface that too and might be enhanced to do so. Peter Relsonz/OS

Re: Registers in the RB

2024-02-05 Thread Peter Relson
The fact that registers are saved (or at least land) in the "new RB" and the PSW in the "old RB" was described many posts earlier. That applies in all cases where a new (not "first") RB is created. Note that just when that saving happens can be kind of funky for a case such as XCTL(X). The

Re: Registers in the RB

2024-02-04 Thread Peter Relson
It was my understanding probably erroneously that when a RB I guess I am talking about a PRB gets interrupted and that can happen in one of  two instances 1)    An SVC 2)    A Program check e.g. S0C1,4 It is true that the understanding is erroneous. There are many more cases where any RB can be

Re: Difference between STSI instruction and SYSEVENT QVS?

2024-02-04 Thread Peter Relson
How about: STSI returns a lot of data that is not returned by SYSEVENT QVS? (or so I assume) How about: SYSEVENT QVS returns a lot of data that is not provided by STSI? (or so I assume) Now, if you were to ask about specific fields in SYSEVENT QVS, I think for certain ones the answer is

Re: Data space dump with SDUMPX

2024-02-01 Thread Peter Relson
ve the same trailing characters, but the first (numeric) characters would differ. If you are referring to data spaces owned by different ASIDs, you might need to use an ASIDLST and identify the proper set of ASIDs. Peter Relson z/OS Co

Re: How can I determine the User Name associated with the current Batch JOB RACF ID?

2024-01-31 Thread Peter Relson
is that the security product know what to do to provide you the "decrypted" info Charles M helped me realize that I was mis-thinking. It's the utoken that can be "encrypted", not the ACEE. Thanks, Charles. Peter Relson z/OS Co

Re: How can I determine the User Name associated with the current Batch JOB RACF ID?

2024-01-30 Thread Peter Relson
as-is. It's not truly encrypted such that you need some cryptography to decrypt it, but the intent is that the security product know what to do to provide you the "decrypted" info Peter Relson z/OS Core Technology Design -- Fo

Re: Regarding RBINTCOD

2024-01-30 Thread Peter Relson
Are you implying that an ESTAE(X) routine with SDWALOC=31 is guaranteed an SDWA and there is no reason to check R0 for 12 and alternate code paths? Jon P did write what I meant. Answer: no, it just makes it a lot more likely that the storage obtain for the SDWA will succeed. Peter Relson z/OS

Re: Has there always been STIMER TASK?

2024-01-29 Thread Peter Relson
ve to deal with multiple such STIMER's associated with a task). A single exploiter can use STIMER TASK within the same task that has multiple exploiters using STIMERM REAL Using STIMER REAL to monitor task CPU time is not a good fit. Peter Relson z/OS Core Technol

Re: Has there always been STIMER TASK?

2024-01-29 Thread Peter Relson
;CPU Time limit" (most would not think of it that way if they see only "time limit"). And there is no "time interval". The STIMER remains in effect as long as it takes to use that much CPU time. Peter Relson z/OS Core Technology Design --

Re: Regarding RBINTCOD

2024-01-29 Thread Peter Relson
the case always for such recovery as ESTAEX and ARR). Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: trying to identify different type of RB's

2024-01-28 Thread Peter Relson
SYNCH(X) and thus begins running in a PRB created by SYNCH processing. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu

Re: Looking to invoke abend in IBM PC call Service

2024-01-19 Thread Peter Relson
or to user recovery. If you're asking about a space-switch PC, that restricts the choices, but the approach applies. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions,

Re: sdwagrsv not equal rbgrsave

2024-01-17 Thread Peter Relson
es control to an ESTAE. And that's why the PRB for your ESTAE is separated from the PRB for your mainline by an SVRB for the SVC D that got you into RTM. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff

Re: HEALTH CHECKER (USS_FILESYS_CONFIG)

2024-01-17 Thread Peter Relson
with possibly a message such as HZS0025I that mentions BPX1QDB or BPX1ENV) HZS0109E IBM HEALTH CHECKER FOR Z/OS ADDRESS SPACE USER IDENTITY DOES NOT HAVE ACCESS TO z/OS UNIX SYSTEM SERVICES Peter Relson z/OS Core Technology Design

Re: sdwagrsv not equal rbgrsave

2024-01-17 Thread Peter Relson
sdawgrsv wasn’t in either TCB regs or rb regs If you had done what I written, you would have looked at all the relevant RBs, not only at a single RB.You apparently looked at the oldest RB. That sounds like it was the RB associated with the "mainline". Did you look at the next-oldest RB? TCBRBP

Re: sdwagrsv not equal rbgrsave

2024-01-16 Thread Peter Relson
Simple experimentation will show what you need to know about what is saved where. For example, suppose your mainline links to another routine.You mainline's RB and the LINK target's RB can be examined. Or suppose your mainline has an ESTAE and abends.You can examine the mainline's RB, then the

Re: Direct branch entry to ICSF routines

2024-01-16 Thread Peter Relson
>Could you share why it matters to you if there is a linkage stack entry (whether before or after getting to the "true routine", even if my guess is right about what you think of as the "true routines")? Performance. That doesn't provide much insight. What the callable services stub and the

Re: Traversing The Linkage Stack

2024-01-15 Thread Peter Relson
Joe R wrote I got to a X'89' is a header  the doc say that decrementing that would bring to a new linkage frame I specifically remember looking - 32 bytes from there and it was all zeros. Not having ready access to that document, but knowing who wrote it, I'll bet that it does not say that. It

Re: sdwagrsv not equal rbgrsave

2024-01-15 Thread Peter Relson
Here is the SDWA as you can see the PSW matches how come the registers don't? Because the registers are not saved in the same RB that the scrunched-to-8-bytes PSW is saved in. Peter Relsonz/OS Core Technology Design -- For

Re: Technical Reason? - Why you can't encrypt load libraries (PDSE format)?

2024-01-14 Thread Peter Relson
The technical reason "why" is because it would be very difficult to do, would have adverse performance effects for the system, and there is not at this point a business case for providing it. So you're not going to get it just because you think it sounds nice (and even because it sounds

Re: Direct branch entry to ICSF routines

2024-01-14 Thread Peter Relson
Binyamin wrote does that means that the CSFDLL functions do not create a linkage stack entry before calling the true routines/ Could you share why it matters to you if there is a linkage stack entry (whether before or after getting to the "true routine", even if my guess is right about what you

Re: HEALTH CHECKER (USS_FILESYS_CONFIG)

2024-01-13 Thread Peter Relson
You originally asked about the syntax error message. The syntax of the command used was incorrect, and I think the syntax error message was pretty reasonable. F HZSPROC,ADDREPLACE,CHECK=(IBMUSS,USS_HFS_DETECTED),USS=YES  ASA101I SYNTAX ERROR: WAS SEEN, WHERE ONE OF 826 (CHECKROUTINE DATE EXEC

Re: Traversing The Linkage Stack

2024-01-13 Thread Peter Relson
"from a linkage stack entry", that would be good to know. And for that, the information I mentioned above (plus all the data from the RBs/XSBs) would be needed for diagnosis. Peter Relson z/OS Core Technology Design ---

Re: Help Trying to determine where abend occurred

2024-01-02 Thread Peter Relson
primary address space when the recovery was established) Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Help Trying to determine where abend occurred

2024-01-01 Thread Peter Relson
d thus how the recovery routine needed to react). The recovery routine of the PC target would typically not care about where the PC was issued from. A diagnostician, of course, might well care about both, but they would typically be looking at a dump. Peter Relson z/OS

Re: Question about IEAMSCHD

2024-01-01 Thread Peter Relson
ize as supervisor state or PSW key 0-7). SRBs (key 0 supervisor state typically) can run in unauthorized address spaces. The authorization of the address space is not related to the authorization of an SRB running within that address spa

Re: PLIST8=NO?

2023-12-31 Thread Peter Relson
help others too by making sure that the flaw is pointed out to those in charge of changing it (and pointing out on IBM-Main is generally not as helpful as getting the publication itself updated). Peter Relson z/OS Core Technology Design

Re: Question about IEAMSCHD

2023-12-31 Thread Peter Relson
n-authorized address space at various points code runs authorized (such as after an SVC or a non-space-switching PC that is defined to execute in supervisor state and/or a system key). Peter Relson z/OS Core Technology Design ---

Re: CDE Extension for RMODE 64

2023-12-27 Thread Peter Relson
R15 has bit 63 on I would assume Yes, reg 15 would be set up to be suitable for use by BSM 0,15 (AKA "pointer-defined") hence having bit 63 on when you want the target to be AMODE 64 (as you would need for an address above 2G). Peter Relson z/OS Core Technol

Re: CDE Extension for RMODE 64

2023-12-26 Thread Peter Relson
located by reg 15. The system trace entry for that retry contains the value from reg 15, not the address of CVTBSM0F. Aside from the trace entry manipulation, you could accomplish this by yourself with some other register if you had a need. Peter Relson z/OS Core Technology Design

Re: CDE Extension for RMODE 64

2023-12-25 Thread Peter Relson
s >= x'7000', that correlates to "the extent is actually above 2G" and in that same entry the length is "1" (these being indicators that the real extent definition is in the XTL64 because it does not fit in the XTLST. Peter Relson z/OS Core Technology Design

Re: RETRY - was ARR and CSVQUERY

2023-12-24 Thread Peter Relson
ou have established SPIE/ESPIE for a program interrupt, that exit will get control even if there is a newer-established ESTAE-type recovery routine. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / arc

Re: RETRY - was ARR and CSVQUERY

2023-12-23 Thread Peter Relson
ump of some type. In the "freeing storage" case, maybe the recovery isn't so much about freeing the storage but more about capturing data to help someone figure out what went wrong Peter Relson z/OS Core Technology Design ---

Re: RETRY - was ARR and CSVQUERY

2023-12-21 Thread Peter Relson
e SDWA is in the primary address space of the recovery routine given control (for an FRR, it's in common storage, so the ALET is not important). Peter Relson z/OS Core Technology -- For IBM-MAIN subscribe / signoff / archive access instru

Re: RETRY - was ARR and CSVQUERY

2023-12-20 Thread Peter Relson
sn't even need to be backed up to get to the right place to re-execute. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: CSVQUERY in ARR routine return code 8 didn't have PLISTVER=MAX On CSVQUERY

2023-12-17 Thread Peter Relson
aybe you have embedded within a structure; maybe your program has a highly limited amount of dynamic storage available. Those could be cases where you cannot "tolerate this". Peter Relson z/OS Core Technology Design ---

Re: CSVQUERY in ARR routine return code 8 didn't have PLISTVER=MAX On CSVQUERY

2023-12-16 Thread Peter Relson
n. I.e. do your due diligence and "prove it". Lack of PLISTVER=MAX on the list form can result in the area for the parameter list being too small, with the result that the execute form expansion overlays something following it which perhaps something relies upon. Peter Rels

Re: Assembler optimization OPTION

2023-12-10 Thread Peter Relson
program, you can use the LOCTR directive to help to "move" data to a separate area. You might have an area for your "code" and an area for your "static data" and an area for your "dynamic data"

Re: Parameters to ARR routine

2023-12-07 Thread Peter Relson
equire that all the routines have access to the field where the current level has been saved (so they can increment/decrement as appropriate), unless (for example) each routine has a recovery block that keeps track "for it" and some over-arching code can run these blocks and determine the

I have to pass the token from ETCON returned in register 0 some how to the client

2023-12-06 Thread Peter Relson
the system LX does not require use of ETCON (aside from by the creator). Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message

Re: Parameters to ARR routine

2023-12-06 Thread Peter Relson
the PC is issued. You might find IEAARR an interesting middle-ground choice that can be thought to lie somewhere between ARR and ESTAE/ESTAEX in performance. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe

Re: Non system LX value

2023-12-05 Thread Peter Relson
where you specify an asid indicating what address space you want to provide this service to You don't "specify". You provide a way for the connector to issue ETCON. This is all very well described in the extended addressability guide. Peter Relson z/OS Core Technol

Re: Abend producing SDWARBAD

2023-11-29 Thread Peter Relson
address space). Joe R started this whole discussion with a point about TSO TEST hanging. I proved that it does not always do so, so Joe needs to consider the possibility that he's doing something in his test environment that is causing this to happen. Peter Rels

Re: Abend producing SDWARBAD

2023-11-28 Thread Peter Relson
an "abend" issued by a task then the register 1 slot of some RB will have the abend code because Abend itself is a type 2 SVC. Abend's can be issued by CALLRTM TYPE=ABTERM as well, for example. If you'd like opinions on what you're doing (especially since this is for general cons

Re: Abend producing SDWARBAD

2023-11-27 Thread Peter Relson
SVC 122-9 (setting reg 1 to the bad value for that case) If you are truly hanging, then you have again omitted important details. What is it that you are intending to do with "SDWARBAD"? Peter Relson z/OS Core Technology Design --

Re: SQA overflow condition

2023-11-27 Thread Peter Relson
Don't overlook the health checks that can report on CSA/ECSA and SQA/ESQA usage and provide alerts at stages (and severities) that you define, such as CHECK(VSM_CSA_THRESHOLD) and CHECK(VSM_SQA_THRESHOLD). And for understanding who is using what, there is the VERBEXIT VSMDATA OWNCOMM report

Re: Some Guidance on STIMERM CANCEL

2023-11-20 Thread Peter Relson
from STIMERM CANCEL, the exit will not run subsequently (or has already run), so you can free the exit routine's storage. This is true on all supported releases (it was not true long ago). Peter Relson z/OS Core Technology Design ---

Re: External Functions in C on z/OS

2023-11-16 Thread Peter Relson
David C wrote in /usr/include/zos (there is a PDS/E ... The PDSE is shipped as SYS1.SIEAHDR.H Peter Relson z/OS ore Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: ATTACHX/STIMERM WAIT=YES

2023-11-14 Thread Peter Relson
ommunication" can be by posting one of the other ECBs. If you want only to terminate B (disruptively) then use DETACH. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive

Re: RACF, the FACILITY class, and z/XDC

2023-11-13 Thread Peter Relson
Regardless of whether it is hard or easy, why would you want to bother creating a new class when there is an existing class (XFACILIT) that completely addresses the problem (and thus would be easier for a customer)? Peter Relson z/OS Core Technology Design

Re: Well, I guess RESMGR is documented as only supporting 24/31 bit

2023-11-12 Thread Peter Relson
nge the "L" to "LLGT" because LLGT is a 6-byte instruction. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: CEE3512S / CSV034I

2023-11-11 Thread Peter Relson
this executable), you will have to change the program. Please submit feedback on CSV034I to ask to document the return code 14 reason code 26110021 combination since that is a case that you can actually do something yourself about and does not need to be reported to IBM Support. Peter Relson z/OS Core

Re: updated_pause_element_token zero after IEAVPSE

2023-10-29 Thread Peter Relson
. The updated PET is zeroed only on non-0 RC cases. The "subsequent attempt" result is what you'd expect from passing in a PET of zeros. Perhaps you can show exactly what your invocation is and exactly what your data is and the return information. Peter Relson z/OS Core Technol

Re: Heads up: z/os 3.1 WAIT 006 under z/VM + DS6800 question

2023-10-26 Thread Peter Relson
We intend to add WAIT006 and WAIT074 to the VM66721 APAR description to help with "search findability". Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions,

Re: AMODE was: Why do all entry points have to be in the same class?

2023-10-24 Thread Peter Relson
nder would normally choose to do). That seems useful to me. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: AMODE was: Why do all entry points have to be in the same class?

2023-10-22 Thread Peter Relson
ry which is used by the system to decide how to give the module control on LINK(X) etc * it affects the allowable RMODE for the section (RMODE 31 conflicts with AMODE 24) which in turn affects the RMODE of the loadmod / program object (factoring in the possibility of RMODE=SPLIT for a progr

Re: What is in SVCDUMP RTCT

2023-10-17 Thread Peter Relson
not asked the question "On my system, what, by default, gets dumped for an SVC Dump?" Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@lists

Re: What is in SVCDUMP RTCT

2023-10-16 Thread Peter Relson
TA options in effect for the dump that you are looking at. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: DFDSS RFE - Please read / vote

2023-10-15 Thread Peter Relson
(and later re-do) the allocations it has put in place to protect you from deleting the data sets in the LNKLST. Once those allocations are undone, you can deal with an uncataloged data set of the same name as a data set in the LNKLST. Peter Relson z/OS Core Technology Design

Re: JCL symbols used to define other JCL symbols [was: RE: Is SMP/E needed for installs?]

2023-10-12 Thread Peter Relson
examples), please make them via the appropriate feedback mechanisms, not via a post on IBM-MAIN. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send emai

Re: JCL symbols used to define other JCL symbols [was: RE: Is SMP/E needed for installs?]

2023-10-11 Thread Peter Relson
t yet defined" for cases where you (in effect) "undefine" a symbol (which I think you can do). It might be that the no-substitution-done case is "not defined now", covering both "not yet define

Re: IPCS: Can ADPLSACC Service code access 64 bit storage

2023-10-07 Thread Peter Relson
the XSSP (defined by BLSRXSSP) has such information as the address of the target buffer. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: SCHEDIRB

2023-10-04 Thread Peter Relson
>does the SCHEDIRB wait for IRB completion? No. Any coordination between the scheduler of the IRB and the IRB routine itself is up to the scheduler and IRB routine to provide. Peter Relson z/OS Core Technology Des

Re: PL/X Open Source and PL/I - Helping to save the world and cut CPU Cycles and electricity

2023-10-03 Thread Peter Relson
word). Manipulation of a variable-length string is going to be very different than manipulation of a zero-delimited string. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions,

Re: PL/X

2023-09-30 Thread Peter Relson
>There is another solution What are you thinking the "problem" is for which you mention a "solution"? The first post I saw was asking about PDF's, not about access to PL/X. Was there a post that did not show up in the daily digest? The "access-to-PL/X ship" sai

Re: PL/X

2023-09-29 Thread Peter Relson
Regarding PL/X documentation, wouldn't sharing such information outside of IBM, in the absence of having some sort of license agreement, be "bad form" (or worse)? Peter Relson z/OS Core Technology Design -- Fo

Re: SCHEDIRB Jon Perryman is correct re-linked as AC=1 no ABEND ON SVC 8

2023-09-29 Thread Peter Relson
> even Peter Relson wasn't sure if this correct As this related to a purported need to link with AC=1, I was perfectly sure that that was not correct. And I remain so. Joe R: you've mentioned multiple times that you abended after the load. But did you ever share what abend code and abend rea

Re: SCHEDIRB

2023-09-28 Thread Peter Relson
be right. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Given an SVC DUMP is SRB mo0de, how can one find the DUCT?

2023-09-27 Thread Peter Relson
I don't see an obvious virtual DUALD pointer. For task, STCBALOV. For running SRB, LCCAALOV. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: Why it's important to take Seymour's advice

2023-09-25 Thread Peter Relson
For address spaces known to always be non-swappable, how about ALESERV ADD and just load the returned ALET into an AR, then SACF 512? That is a supported method. The "knowing" can be the sticking point. Peter Relson z/OS Core Technol

Re: Given an SVC DUMP is SRB mo0de, how can one find the DUCT?

2023-09-23 Thread Peter Relson
referring to finding what entries there are on the SRB's dispatchable unit access list? Peter Relson z/OS Core Technology Design, -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@lists

Re: Why it's important to take Seymour's advice

2023-09-20 Thread Peter Relson
hy cross-memory servers are required to be in non-swappable address spaces. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists...@listserv.ua.edu with the message: INFO IBM-MAIN

Re: Why it’s important to take Seymour’s advice

2023-09-16 Thread Peter Relson
and so that you can retry from a problem, in order to avoid adversely affecting the task. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive access instructions, send email to lists

Re: Commands from systsin

2023-09-14 Thread Peter Relson
ere the storage you obtained is in common storage. In neither of the latter choices would the system ever free the storage automatically. Peter Relson z/OS Core Technology Design -- For IBM-MAIN subscribe / signoff / archive acces

  1   2   3   4   5   6   7   8   9   10   >