[v2]
* Update PLL set rate function : clk_alpha_pll_agera_set_rate
* Remove mb()
[v1]
* Add support for Agera PLL which is used in the camera clock controller.
* Add driver support for camera clock controller for SC7180 and also
update device tree bindings for the various clocks supported in the
clock controller.
Taniya Das (3):
clk: qcom: clk-alpha-pll: Add support for controlling Agera PLLs
dt-bindings: clock: Add YAML schemas for the QCOM Camera clock
bindings.
clk: qcom: camcc: Add camera clock controller driver for SC7180
.../bindings/clock/qcom,sc7180-camcc.yaml | 73 +
drivers/clk/qcom/Kconfig | 9 +
drivers/clk/qcom/Makefile | 1 +
drivers/clk/qcom/camcc-sc7180.c | 1737 ++++++++++++++++++++
drivers/clk/qcom/clk-alpha-pll.c | 80 +
drivers/clk/qcom/clk-alpha-pll.h | 4 +
include/dt-bindings/clock/qcom,camcc-sc7180.h | 121 ++
7 files changed, 2025 insertions(+)
create mode 100644
Documentation/devicetree/bindings/clock/qcom,sc7180-camcc.yaml
create mode 100644 drivers/clk/qcom/camcc-sc7180.c
create mode 100644 include/dt-bindings/clock/qcom,camcc-sc7180.h
--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the Linux Foundation.
