Adds dt binding header for 'mediatek,mt7621-clk' clocks.

Acked-by: Rob Herring <r...@kernel.org>
Signed-off-by: Sergio Paracuellos <sergio.paracuel...@gmail.com>
---
 include/dt-bindings/clock/mt7621-clk.h | 41 ++++++++++++++++++++++++++
 1 file changed, 41 insertions(+)
 create mode 100644 include/dt-bindings/clock/mt7621-clk.h

diff --git a/include/dt-bindings/clock/mt7621-clk.h 
b/include/dt-bindings/clock/mt7621-clk.h
new file mode 100644
index 000000000000..1422badcf9de
--- /dev/null
+++ b/include/dt-bindings/clock/mt7621-clk.h
@@ -0,0 +1,41 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/*
+ * Author: Sergio Paracuellos <sergio.paracuel...@gmail.com>
+ */
+
+#ifndef _DT_BINDINGS_CLK_MT7621_H
+#define _DT_BINDINGS_CLK_MT7621_H
+
+#define MT7621_CLK_XTAL                0
+#define MT7621_CLK_CPU         1
+#define MT7621_CLK_BUS         2
+#define MT7621_CLK_50M         3
+#define MT7621_CLK_125M                4
+#define MT7621_CLK_150M                5
+#define MT7621_CLK_250M                6
+#define MT7621_CLK_270M                7
+
+#define MT7621_CLK_HSDMA       8
+#define MT7621_CLK_FE          9
+#define MT7621_CLK_SP_DIVTX    10
+#define MT7621_CLK_TIMER       11
+#define MT7621_CLK_PCM         12
+#define MT7621_CLK_PIO         13
+#define MT7621_CLK_GDMA                14
+#define MT7621_CLK_NAND                15
+#define MT7621_CLK_I2C         16
+#define MT7621_CLK_I2S         17
+#define MT7621_CLK_SPI         18
+#define MT7621_CLK_UART1       19
+#define MT7621_CLK_UART2       20
+#define MT7621_CLK_UART3       21
+#define MT7621_CLK_ETH         22
+#define MT7621_CLK_PCIE0       23
+#define MT7621_CLK_PCIE1       24
+#define MT7621_CLK_PCIE2       25
+#define MT7621_CLK_CRYPTO      26
+#define MT7621_CLK_SHXC                27
+
+#define MT7621_CLK_MAX         28
+
+#endif /* _DT_BINDINGS_CLK_MT7621_H */
-- 
2.25.1

Reply via email to