One more point ... Node names are case sensitive.
I suppose I should change it, but that part of the code is planned for major rework anyway, and Verilog is supposed to be case sensitive. _______________________________________________ geda-user mailing list geda-user@moria.seul.org http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
