gEDA-user: (no subject)

2011-05-17 Thread S. Aguinaga

http://dkgbb.de/dh.php



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: chassis ground - symbol errors, I wonder?

2009-10-02 Thread S. Aguinaga

   Hello Fellows,
   I've added a chassis ground and used the symbol: chassis.sym
   but when I compile the schematic to using gnetlist: I get  the
   following:
   "Missing Attributes (refdes and pin number)
   Missing Attributes (refdes and pin number)
   Missing Attributes (refdes and pin number)
   Missing Attributes (refdes and pin number)
   Missing Attributes (refdes and pin number)
   ... (snip)"
   when I check the output file, it reads:
   (snip)
   Found pins without the 'pintype' attribute: H4:1 H3:1 H2:1 H1:1 U?:?
   (snip)
   The H1-H4 are four mounting holes, but why only one "U?:?"
   and when I check my .net file I noticed this:
   harpy01C.net:unnamed_net40 U?-? J4-G
   harpy01C.net:unnamed_net29 U?-? J3-G
   harpy01C.net:unnamed_net26 U?-? J6-G
   harpy01C.net:unnamed_net25 U?-? J5-G
   harpy01C.net:unnamed_net24 U?-? J8-G
   harpy01C.net:unnamed_net23 U?-? J7-G
   harpy01C.net:unnamed_net14 U?-? J2-G
   harpy01C.net:unnamed_net3 U?-? J1-G
   These correspond to the Ground connect pins on my connector that are
   now connected to Chassis GND.
   I labeled  the net "CGND"
   Have any of you come across this issue with chassis.sym?  Any ideas
   that you folks might have to solve this will be greatly appreciated.
   Thank you.
   // Sal Aguinaga
   // Northwestern University

   __
   Do You Yahoo!?
   Tired of spam? Yahoo! Mail has the best spam protection around
   http://mail.yahoo.com


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: TI hi-fi headphone amplifier symbol and footprint: thermal pad and unconnected pins raise error flags

2009-07-20 Thread S. Aguinaga

   The footprint for the Texas Instruments part: TPA6120A2 calls for a
   thermal pad and the bottom half of the pins to be connected to ground.
A problem has risen with footprint, DRC errors highlight the pins in
   GEDAs pcb tool.
   I have configured the symbol and called for the rest of the pins to be
   connected to ground, but an error flag persists.  What is the best way
   to troubleshoot this issue?
   The symbol has a property called: GND=6,7,8,9,10,11,12,13,15,21
   My slotdefs are set: slotdef=1:1,2,3,4,5 and slotdef=2:20,19,18,17,16
   So why does pcb highlight these pins when I connect them to GND?
   // Sal Aguinaga
   // Northwestern University


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: add Logo to silkscreen in pcb, exactly how to insert the EPS?

2009-07-20 Thread S. Aguinaga

   What is the latest consensus on "how to add eps logo to silkscreen"?
   Back in Nov 2008, there were a few emails back and forth on adding a
   logo to the silkscreen.
   Here is a snippet of those emails:
 * [1]gEDA-user: Silkscreen Logo   Larry Martin 
 * [2]gEDA-user: Silkscreen Logo   DJ Delorie 
 * [3]gEDA-user: Silkscreen Logo   Larry Martin 
 * [4]gEDA-user: Silkscreen Logo   DJ Delorie 
 * [5]gEDA-user: Silkscreen Logo   Richard Tomkins 
 * [6]gEDA-user: Silkscreen Logo   Larry Martin 
 * [7]gEDA-user: Silkscreen Logo   Mark Rages 
 * [8]gEDA-user: Silkscreen Logo   DJ Delorie 
 * [9]gEDA-user: Silkscreen Logo   Mike Crowe 
 * [10]gEDA-user: Silkscreen Logo   Mark Rages 

   And only in these threads, I found  that one should add the EPS file
   to the Silkscreen section of the *.pcb file?
 * [11]gEDA-user: Bringing EPS onto a silkscreen, gdedwards
  + [12]Re: gEDA-user: Bringing EPS onto a silkscreen, Mark Rages
   o [13]Re: gEDA-user: Bringing EPS onto a silkscreen,
 Gareth Edwards
# [14]Re: gEDA-user: Bringing EPS onto a silkscreen,
  DJ Delorie
# [15]Re: gEDA-user: Bringing EPS onto a silkscreen,
  Gareth Edwards
# [16]Re: gEDA-user: Bringing EPS onto a silkscreen,
  Gareth Edwards
   o [17]Re: gEDA-user: Bringing EPS onto a silkscreen,
 Levente Kovacs
   o

   So, I should just copy  the entire EPS file and paste below the Text
   lines?:
   Layer(8 "unused")
   (
   Line[804000 247500 806000 247500 800 2000 ""]
   Line[803000 246000 807000 246000 800 2000 ""]
   Line[802000 244500 808000 244500 800 2000 ""]
   Line[805000 236000 805000 244000 800 2000 ""]
   Line[814500 236000 805000 236000 1000 2000 "found"]
   Line[821000 229500 821000 224500 1000 2000 "found"]
   Line[242500 235500 218500 235500 800 2000 "found"]
   Line[218500 235500 216000 238000 800 2000 "found"]
   Line[216000 238000 216000 238500 800 2000 "found"]
   Line[577500 244000 610500 244000 800 2000 "found"]
   Line[610500 244000 612000 245500 800 2000 "found"]
   Line[612000 245500 612500 245500 800 2000 "found"]
   Line[753893 240957 759850 235000 800 2000 "found"]
   Line[759850 235000 777000 235000 800 2000 "found"]
   Line[243500 234500 242500 235500 800 2000 "found"]
   Line[416500 243000 416000 243500 800 2000 "found"]
   Line[416000 243500 397000 243500 800 2000 "found"]
   Line[502500 244000 464500 244000 800 2000 "found"]
   Line[324000 244000 299500 244000 800 2000 "found"]
   Line[145000 244500 105000 244500 800 2000 "found"]
   Line[682000 244000 658000 244000 800 2000 "found"]
   Text[160500 64500 0 100 "1" ""]
   Text[211000 66000 0 100 "2" ""]
   Text[185500 65500 0 100 "3" ""]
   Text[164500 49000 0 100 "R" ""]
   Text[204500 36000 0 100 "S" ""]
   Text[184000 35500 0 100 "G" ""]
   Text[220500 9 0 100 "T" ""]
   Text[792500 278000 0 100 "-SENSE" ""]
   Text[792000 169000 0 100 "+SENSE" ""]
   Text[795500 257000 0 122 "-V" ""]
   Text[797000 189500 0 122 "+V" ""]
   )

References

   1. http://www.seul.org/pipermail/geda-user/2008-November/014473.html
   2. http://www.seul.org/pipermail/geda-user/2008-November/014474.html
   3. http://www.seul.org/pipermail/geda-user/2008-November/014482.html
   4. http://www.seul.org/pipermail/geda-user/2008-November/014483.html
   5. http://www.seul.org/pipermail/geda-user/2008-November/014489.html
   6. http://www.seul.org/pipermail/geda-user/2008-November/014493.html
   7. http://www.seul.org/pipermail/geda-user/2008-November/014494.html
   8. http://www.seul.org/pipermail/geda-user/2008-November/014503.html
   9. http://www.seul.org/pipermail/geda-user/2008-November/014504.html
  10. http://www.seul.org/pipermail/geda-user/2008-November/014505.html
  11. http://www.geda.seul.org/mailinglist/geda-user178/msg00050.html
  12. http://www.geda.seul.org/mailinglist/geda-user178/msg00051.html
  13. http://www.geda.seul.org/mailinglist/geda-user178/msg00052.html
  14. http://www.geda.seul.org/mailinglist/geda-user178/msg00053.html
  15. http://www.geda.seul.org/mailinglist/geda-user178/msg00057.html
  16. http://www.geda.seul.org/mailinglist/geda-user178/msg00084.html
  17. http://www.geda.seul.org/mailinglist/geda-user178/msg00054.html


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: pcb drc checks before releasing pcb || cost diff. from vendor to vendor

2009-03-16 Thread S. Aguinaga

   Hello Fellow designers:
   I'm new to geda, I've designed my first board with gschem and pcb.
   First, do one of you have a check list of "must do" before releasing a
   board to a board
   fab house?   I've used the DRC checks and I don't know if all are
   accurate or if all are needed.
   I've search the "seul.org" mail archives and there is a lot of info
   and didn't find
   a mention or such a list.  If any of you have any advice regarding
   things I should
   check before I release the board to the fab house, please let me
   know.

   Lastly, I have a question about  Sunstone (pcbexpress) board fab
   pricing vs Advanced Circuits'.
   I noticed that Sunstone quotes over a $100 more for a 2-layer, 4x9
   inch board over the cost
   priced by Advanced Circuits ( and Imageneering inc).  Do any of you
   have any info on why
   sunstone is so much more and is it worth the extra cost?
   // Sal Aguinaga
   // Northwestern University


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


gEDA-user: PCB | how to update the pcb, if a change is made to the schematic?

2009-02-13 Thread S. Aguinaga

   Hello Fellows,
   I am a new user of gschem and pcb.  I have a question to which I have
   searched the
   archives, but come up empty handed.
   ** In the PCB, is there a command to move components to a specific x,y
   location?
   ** After starting on the PCB, I have to make a change to the
   schematics, is there a way to update
   the pcb file? Without affecting placement or All routing?
   If a email thread has covered this already, would you mind sending me
   that link.
   Thank you, I truly appreciate any help on this.
   ===
   running gschem and pcb on Mac OS X
   ===
   // Sal Aguinaga
   // Northwestern University


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user