On Thu, Nov 21, 2013 at 7:15 PM, Prabhakar Lad
wrote:
> From: "Lad, Prabhakar"
>
> This patch series does the following
> 1> Ports the driver to use irqdomain.
> 2> Adds dt binding support for gpio-davinci.
> 3> Adds DA850 dt support goio.
>
> Changes for v6:
> 1: GPIO driver now migrated to irq
On Tue, Nov 26, 2013 at 6:12 PM, Sekhar Nori wrote:
> On Tuesday 26 November 2013 06:03 PM, Grygorii Strashko wrote:
>> Actually, the same was proposed by Linus, but we've tried avoid such huge
>> rework -
>> by switching to one irq_domain per all banks for example.
>
> I didn't really read that
On Thu, Nov 21, 2013 at 7:15 PM, Prabhakar Lad
wrote:
> From: "Lad, Prabhakar"
>
> As the davinci-gpio driver is migrated to use irqdomain
> there is no need to pass the irq base for the gpio driver.
> This patch removes this variable from davinci_gpio_platform_data
> and also the refrences from
> > +#define FTM_CNTIN_VAL 0x00
>
> Do we really need this?
>
Maybe not, I think that the initial value maybe modified in the future.
And this can be more easy to ajust it.
> > + period_cycles = fsl_rate_to_cycles(fpc, period_ns);
> > + if (period_cycles > 0x) {
> > +
Hi Thierry,
Thanks for your detail comments.
> > + switch (fpc->counter_clk_select) {
> > + case VF610_CLK_FTM0:
> > + reg |= FTMSC_CLKSYS;
> > + break;
> > + case VF610_CLK_FTM0_FIX_SEL:
> > + reg |= FTMSC_CLKFIX;
> > + break;
> > + case VF610_CLK_
On Wednesday 27 November 2013 08:01 PM, Ivan Khoronzhuk wrote:
> The problem that the set timings code contains the call of Davinci
> platform function davinci_aemif_setup_timing() which is not
> accessible if kernel is built for another platform like Keystone.
>
> The Keysone platform is going to
On Thu, Nov 28, 2013 at 04:31:47PM -0700, Jason Gunthorpe wrote:
> > Perhaps this is just another way of saying what Greg has already said.
> > If we continue down this road, we'll eventually end up having to
> > describe all sorts of nitty gritty details. And we'll need even more
>
> Greg's point
On Thu, Nov 28, 2013 at 08:19:30AM +0100, Gwenhael Goavec-Merou wrote:
> Signed-off-by: Gwenhael Goavec-Merou
Applied all 3, thanks.
Shawn
> ---
> Changelog:
> v2:
> * pingroups entries are now sorted alphabetically;
> * framebuffer pingroup is renamed: MX27_FB1_PINGRP1 -> MX27_FB_PINGRP1
>
On Fri, Nov 29, 2013 at 4:24 AM, Gerhard Sittig wrote:
> On Wed, Nov 27, 2013 at 11:49 +0800, th...@altera.com wrote:
>>
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/gpio/gpio-altera.txt
>> @@ -0,0 +1,35 @@
>> +[ ... ]
>> +
>> +Example:
>> +
>> +gpio_altr: gpio_altr {
>> +compat
Noted. I'll wait for a while before sending out new patches going forward.
On Fri, Nov 29, 2013 at 4:50 AM, Gerhard Sittig wrote:
> On Thu, Nov 28, 2013 at 11:15 +0800, th...@altera.com wrote:
>>
>> From: Tien Hock Loh
>>
>> Add driver support for Altera GPIO soft IP, including interrupts and I/
Hi
I would like to know current status of this patch
> Support for loading the simple-card module via DeviceTree.
> It requests CPU/CODEC information.
>
> Signed-off-by: Kuninori Morimoto
> ---
> v4 -> v5
>
> - fixup spell miss
> - removed un-needed "clock node" example from simple-card.txt
On 11/29/2013 04:47 AM, Dave Martin wrote:
On Thu, Nov 28, 2013 at 04:58:33PM +, Stephen Warren wrote:
On 11/27/2013 11:02 PM, Alexandre Courbot wrote:
On Wed, Nov 27, 2013 at 1:47 AM, Dave Martin wrote:
On Tue, Nov 26, 2013 at 10:35:58AM +0900, Alexandre Courbot wrote:
On Tue, Nov 26, 2
Hello,
This patch set adds DT support for a reset GPIO to the pca954x I2C mux. It
starts by two cleanup patches for the driver, adds missing DT bindings
documentation and finally adds support for the reset GPIO.
(With the devicetree mailing list CC'ed this time, sorry for the noise :-/)
Cc: devi
Cc: devicetree@vger.kernel.org
Signed-off-by: Laurent Pinchart
---
.../devicetree/bindings/i2c/i2c-mux-pca954x.txt| 46 ++
1 file changed, 46 insertions(+)
create mode 100644 Documentation/devicetree/bindings/i2c/i2c-mux-pca954x.txt
diff --git a/Documentation/devicetree/
If a reset GPIO support is specified, request the GPIO and get the chip
out of reset at probe time.
Cc: devicetree@vger.kernel.org
Signed-off-by: Laurent Pinchart
---
.../devicetree/bindings/i2c/i2c-mux-pca954x.txt | 4
drivers/i2c/muxes/i2c-mux-pca954x.c | 19 +
On Thu, Nov 28, 2013 at 11:22:33PM +0100, Thierry Reding wrote:
> On Thu, Nov 28, 2013 at 02:10:09PM -0700, Jason Gunthorpe wrote:
> > On Thu, Nov 28, 2013 at 09:33:23PM +0100, Thierry Reding wrote:
> >
> > > > - Describing masters that master through multiple different buses
> > > >
> > > >
On Thu, Nov 28, 2013 at 10:25:11PM +0100, Thierry Reding wrote:
> On Tue, Nov 12, 2013 at 09:36:55AM +0800, Xiubo Li wrote:
[...]
> > +static int fsl_pwm_parse_clk_ps(struct fsl_pwm_chip *fpc)
> > +{
> > + int ret;
> > + struct of_phandle_args clkspec;
> > + struct device_node *np = fpc->chip
On Thu, Nov 28, 2013 at 02:10:09PM -0700, Jason Gunthorpe wrote:
> On Thu, Nov 28, 2013 at 09:33:23PM +0100, Thierry Reding wrote:
>
> > > - Describing masters that master through multiple different buses
> > >
> > > - How on Earth this fits in with the Linux device model (it doesn't)
> > >
On Tue, Nov 12, 2013 at 09:36:58AM +0800, Xiubo Li wrote:
> This adds the Document for Freescale FTM PWM driver under
s/Document/binding documentation/?
> Documentation/devicetree/bindings/pwm/.
>
> Signed-off-by: Xiubo Li
> Reviewed-by: Sascha Hauer
> Acked-by: Kumar Gala
> ---
> .../device
On Tue, Nov 12, 2013 at 09:36:56AM +0800, Xiubo Li wrote:
> This adds devicetree node for VF610, and there are 8 channels supported
> by default.
By default? From looking at the driver code it seemed that the device
always supports 8 channels.
Thierry
pgp_saijVskyr.pgp
Description: PGP signatur
On Tue, Nov 12, 2013 at 09:36:55AM +0800, Xiubo Li wrote:
> The FTM PWM device can be found on Vybrid VF610 Tower and Layerscape LS-1
> SoCs.
>
> Signed-off-by: Xiubo Li
> Signed-off-by: Alison Wang
> Signed-off-by: Jingchang Lu
> Reviewed-by: Sascha Hauer
> ---
> drivers/pwm/Kconfig |
On Thu, Nov 28, 2013 at 07:39:17PM +, Dave Martin wrote:
> On Thu, Nov 28, 2013 at 11:13:31AM -0800, Greg KH wrote:
> > On Thu, Nov 28, 2013 at 05:33:39PM +, Dave Martin wrote:
> > > On Thu, Nov 28, 2013 at 10:28:45AM +, Will Deacon wrote:
> > > > Hi Greg,
> > > >
> > > > On Wed, Nov 2
On Thu, Nov 28, 2013 at 09:33:23PM +0100, Thierry Reding wrote:
> > - Describing masters that master through multiple different buses
> >
> > - How on Earth this fits in with the Linux device model (it doesn't)
> >
> > - Interaction with IOMMU bindings (currently under discussion)
>
> Thi
On Thu, Nov 28, 2013 at 11:15 +0800, th...@altera.com wrote:
>
> From: Tien Hock Loh
>
> Add driver support for Altera GPIO soft IP, including interrupts and I/O.
> Tested on Altera CV SoC board using dipsw and LED using LED framework.
>
> Signed-off-by: Tien Hock Loh
> ---
> .../devicetree/b
On Wed, Nov 27, 2013 at 05:28:06PM +, Dave Martin wrote:
[...]
> From will.dea...@arm.com Wed Nov 20 12:06:22 2013
[...]
> A number of discussion points remain to be resolved:
>
> - Use of the ranges property and describing slave vs master bus
> address ranges. In the latter case, we act
On Wed, Nov 27, 2013 at 11:49 +0800, th...@altera.com wrote:
>
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/gpio/gpio-altera.txt
> @@ -0,0 +1,35 @@
> +[ ... ]
> +
> +Example:
> +
> +gpio_altr: gpio_altr {
> +compatible = "altr,pio-1.0";
> +reg = <0xff20 0x10>;
This length
On Wed, Nov 27, 2013 at 04:39:29PM +0100, Denis Carikli wrote:
> Cc: Thierry Reding
> Cc: Grant Likely
> Cc: Rob Herring
> Cc: devicetree@vger.kernel.org
> Cc: linux-...@vger.kernel.org
> Cc: Samuel Ortiz
> Cc: Lee Jones
> Cc: Shawn Guo
> Cc: linux-arm-ker...@lists.infradead.org
> Signed-off-
On Thu, Nov 28, 2013 at 04:58:33PM +, Stephen Warren wrote:
> On 11/27/2013 11:02 PM, Alexandre Courbot wrote:
> > On Wed, Nov 27, 2013 at 1:47 AM, Dave Martin wrote:
> >> On Tue, Nov 26, 2013 at 10:35:58AM +0900, Alexandre Courbot wrote:
> >>> On Tue, Nov 26, 2013 at 9:06 AM, Olof Johansson
On Thu, Nov 28, 2013 at 11:13:31AM -0800, Greg KH wrote:
> On Thu, Nov 28, 2013 at 05:33:39PM +, Dave Martin wrote:
> > On Thu, Nov 28, 2013 at 10:28:45AM +, Will Deacon wrote:
> > > Hi Greg,
> > >
> > > On Wed, Nov 27, 2013 at 11:06:50PM +, Greg KH wrote:
> > > > On Wed, Nov 27, 2013
On Thu, Nov 28, 2013 at 05:33:39PM +, Dave Martin wrote:
> On Thu, Nov 28, 2013 at 10:28:45AM +, Will Deacon wrote:
> > Hi Greg,
> >
> > On Wed, Nov 27, 2013 at 11:06:50PM +, Greg KH wrote:
> > > On Wed, Nov 27, 2013 at 05:28:06PM +, Dave Martin wrote:
> > > > >From will.dea...@arm
On Thu, Nov 28, 2013 at 10:28:45AM +, Will Deacon wrote:
> Hi Greg,
>
> On Wed, Nov 27, 2013 at 11:06:50PM +, Greg KH wrote:
> > On Wed, Nov 27, 2013 at 05:28:06PM +, Dave Martin wrote:
> > > >From will.dea...@arm.com Wed Nov 20 12:06:22 2013
> > > A number of discussion points remain
On Thu, 28 Nov 2013, Sören Brinkmann wrote:
> On Thu, Nov 28, 2013 at 03:18:50PM +0100, Thomas Gleixner wrote:
> > Now the problem with this device is that it is not a per cpu
> > device. It's a global device, so this update can conflict with a
> > parallel access on the other CPU. Now the disable_
This patch adds the devicetree documentation for the ADI AXI-SPDIF audio
controller. The controller has:
* One set of memory mapped register
* Two clocks, one for the memory mapped register interface, one used as the
audio reference clock
* A DMA interface for the transmit data
Signed-off-by
This patch adds the devicetree documentation for the ADI AXI-SPDIF audio
controller. The controller has:
* One set of memory mapped register
* Two clocks, one for the memory mapped register interface, one used as the
audio reference clock
* One DMA interface each for the transmit and receive
On Wed, 27 Nov 2013, Nishanth Menon wrote:
> http://pastebin.mozilla.org/3681900 -> AM3517-evm (not sure yet how
> long this has been broken).
Seems to work in v3.13-rc1:
http://www.pwsan.com/omap/testlogs/test_v3.13-rc1/20131124230250/boot/3517evm/3517evm_log.txt
- Paul
--
To unsubscribe from
Currently, of_match_node compares each given match against all node's
compatible strings with of_device_is_compatible.
To achieve multiple compatible strings per node with ordering from
specific to generic, this requires given matches to be ordered from
specific to generic. For most of the drivers
Hi Thomas,
On Thu, Nov 28, 2013 at 03:18:50PM +0100, Thomas Gleixner wrote:
> On Thu, 28 Nov 2013, Daniel Lezcano wrote:
>
> > On 11/27/2013 02:04 AM, Soren Brinkmann wrote:
> > > To ensure that the timer interrupt is properly enabled/disabled across
> > > the whole CPU cluster use enable/disable
[Resending -- apologies for any duplicates received.
Real reply below.
My lame excuse:
It turns out that Mutt's decode-copy command (Esc-C) will lose
most headers unless you invoke it from the message viewer *and*
you have full header display enabled at the time. Otherwi
On 11/28/2013 12:02 AM, Tony Lindgren wrote:
> * Jarkko Nikula [131127 10:48]:
>> This adds typical McBSP2-TWL4030 audio description to the legacy
>> Beagle Board.
>
> Nice to see that work almost out of the box :)
>
> BTW, I just noticed that sound/soc/omap/Kconfig has depends on
> OMAP_MUX. Th
Hi Matt,
> From: Matt Porter [mailto:matt.por...@linaro.org]
> Sent: Thursday, November 28, 2013 5:42 PM
>
> On Thu, Nov 28, 2013 at 11:23:52AM +0530, Kishon Vijay Abraham I wrote:
> > On Thursday 28 November 2013 04:06 AM, Matt Porter wrote:
> > > On Wed, Nov 27, 2013 at 12:13:25PM -0500, Matt P
On 11/27/2013 11:02 PM, Alexandre Courbot wrote:
> On Wed, Nov 27, 2013 at 1:47 AM, Dave Martin wrote:
>> On Tue, Nov 26, 2013 at 10:35:58AM +0900, Alexandre Courbot wrote:
>>> On Tue, Nov 26, 2013 at 9:06 AM, Olof Johansson wrote:
On Sun, Nov 24, 2013 at 03:30:52PM +0900, Alexandre Courbot
On Thu, Nov 28, 2013 at 10:28:45AM +, Will Deacon wrote:
> Hi Greg,
>
> On Wed, Nov 27, 2013 at 11:06:50PM +, Greg KH wrote:
> > On Wed, Nov 27, 2013 at 05:28:06PM +, Dave Martin wrote:
> > > >From will.dea...@arm.com Wed Nov 20 12:06:22 2013
> > > A number of discussion points remain
On Thu, Nov 28, 2013 at 11:23:52AM +0530, Kishon Vijay Abraham I wrote:
> On Thursday 28 November 2013 04:06 AM, Matt Porter wrote:
> > On Wed, Nov 27, 2013 at 12:13:25PM -0500, Matt Porter wrote:
> >> On Tue, Nov 26, 2013 at 03:53:32PM +0530, Kishon Vijay Abraham I wrote:
> >>> Hi,
> >>>
> >>> On
On Thursday 28 November 2013, Jonas Jensen wrote:
> +static void __iomem *moxart_gpio_base;
Just one comment: the usual way to do such a driver is to have
a derived data structure like
struct moxart_gpio_chip {
struct gpio_chip chip;
void __iomem *moxart_gpio_base;
};
and dynamic
On Wed, Nov 27, 2013 at 04:39:30PM +0100, Denis Carikli wrote:
> Cc: Thierry Reding
> Cc: Grant Likely
> Cc: Rob Herring
> Cc: devicetree@vger.kernel.org
> Cc: linux-...@vger.kernel.org
> Cc: Samuel Ortiz
> Cc: Lee Jones
> Cc: Shawn Guo
> Cc: linux-arm-ker...@lists.infradead.org
> Signed-off-
On Wed, Nov 27, 2013 at 04:58:33PM +0100, Philippe Rétornaz wrote:
> Hi
>
> >+struct mc13xxx *get_mc13xxx(void)
> >+{
> >+return mc13xxx_data;
> >+}
> >+EXPORT_SYMBOL_GPL(get_mc13xxx);
> >+
> > int mc13xxx_common_init(struct mc13xxx *mc13xxx,
> > struct mc13xxx_platform_data *pdat
On Wed, Nov 27, 2013 at 04:39:31PM +0100, Denis Carikli wrote:
> The eukrea mbimx53sd has its display backlighgt
> connected to the pwm of its mc13xxx, so we turn
> it on.
This is weirdly formatted. Also check the spelling: "backlighgt" ->
"backlight", "pwm" -> "PWM", "eukrea" -> "Eukrea".
Al
On Wed, Nov 27, 2013 at 03:56:29PM +, Grant Likely wrote:
> On Mon, 25 Nov 2013 10:49:55 +0100, Thierry Reding
> wrote:
> > On Mon, Nov 25, 2013 at 10:25:50AM +0100, Thierry Reding wrote:
> > > On Sun, Nov 24, 2013 at 09:36:51PM +, Grant Likely wrote:
> > > > On Fri, 22 Nov 2013 16:43:35
The mandatory regulator-type property is missing, add it.
Signed-off-by: Laurent Pinchart
---
arch/arm/boot/dts/r8a7740-armadillo800eva-reference.dts | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm/boot/dts/r8a7740-armadillo800eva-reference.dts
b/arch/arm/boot/dts/r8a7740-armadil
Hello,
This patch set documents the required regulator-type property for the GPIO
regulator DT bindings and uses it in the Renesas Armadillo DT.
I've checked the DT files in mainline and all the GPIO regulator nodes but the
one in r8a7740-armadillo800eva-reference.dts specify the regulator-type
p
The gpio-regulator driver requires the regulator-type property to be
present. Document it as required in the DT bindings.
Signed-off-by: Laurent Pinchart
---
Documentation/devicetree/bindings/regulator/gpio-regulator.txt | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicet
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
Hello Tomasz Figa
于 2013年11月28日 22:37, Tomasz Figa 写道:
> Hi Randy,
>
> On Thursday 28 of November 2013 22:00:41 randy wrote:
>> I have development board whose SoC is exynos4412, I try to enable
>> the usb in it but I failed. I saw the document
>> Doc
#size-cells = <0>;
poll-interval = <500>;
button@25 {
label = "GPIO Reset";
linux,code = <116>;
gpios = <&gpio 25 1>;
};
};
Changes since v5:
This patch removes the old main clk node which is now useless as sama5d3
SoCs and boards are no longer compatible with the old at91 clk
implementations.
It also remove old clock definitions (clock definitions using at91 old clk
framework).
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
Define the main clock frequency for the new main clock node
in sama5d3xcm.dtsi.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/boot/dts/sama5d3xcm.dtsi |6 ++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/boot/dts/sama5d3xcm.dtsi
b/arch/arm/boot/dts/sama5d
This patch removes the selection of AT91_USE_OLD_CLK when selecting sama5d3
SoC support. This will enable automatically enable COMMON_CLK_AT91 option
and add support for at91 common clk implementation.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/Kconfig |1
Define sama5d3 clocks in sama5d3 device tree.
Add references to the appropriate clocks in each peripheral.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/boot/dts/sama5d3.dtsi | 379 ++-
arch/arm/boot/dts/sama5d3_can.dtsi | 20 ++
ar
This patch encloses sama5d3 old clk registration in
"#if defined(CONFIG_OLD_CLK_AT91) #endif" sections.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/sama5d3.c |6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/arch/arm/mach-at91/sama5d3.
This patch prepare the transition to common clk for sama5 dt boards by
replacing the timer init callback.
Clocks registration cannot be done in early init callback (as formerly done
by the old clk implementation) because it requires dynamic allocation
which is not ready yet during early init.
In
Hello,
This patch series moves sama5d3 SoCs and boards to the new at91 clk framework
(based on common clk framework).
Best Regards,
Boris
Changes since v3:
- fix prog clks declaration
Changes since v2:
- rework dt bindings:
* replace "atmel,clk-id" property by the standard "reg" property
Hi Randy,
On Thursday 28 of November 2013 22:00:41 randy wrote:
> I have development board whose SoC is exynos4412, I try to enable the
> usb in it but I failed. I saw the document
> Documentation/devicetree/bindings/usb/samsung-usbphy.txt, does it mean
> that the usb driver is not done?
> And abo
On Thu, 28 Nov 2013, Daniel Lezcano wrote:
> On 11/27/2013 02:04 AM, Soren Brinkmann wrote:
> > To ensure that the timer interrupt is properly enabled/disabled across
> > the whole CPU cluster use enable/disable_irq() instead of
> > local_irq_disable().
> >
> > Signed-off-by: Soren Brinkmann
> >
I have development board whose SoC is exynos4412, I try to enable the
usb in it but I failed. I saw the document
Documentation/devicetree/bindings/usb/samsung-usbphy.txt, does it mean
that the usb driver is not done?
And about that document, in samsung datasheet(32.8.2), the address reg
0x125B_
This patch adds new compatible string for PMC node to prepare the
transition to common clk.
These compatible string come from pmc driver in clk subsystem and are
needed to provide new device tree compatibility with old at91 clks
(device tree using common clks will use the new compatible strings).
Use device tree to get the source clock of the PIT (Periodic Interval Timer).
If the clock is not found in device tree (or dt is not enabled) we'll try to
get it using clk_lookup definitions.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/at91sam926x_time.c | 14
This patch adds new at91 clks dt bindings documentation.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
.../devicetree/bindings/clock/at91-clock.txt | 339
1 file changed, 339 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/at91-
This patch adds at91 smd (Soft Modem) clock implementation using common clk
framework.
Not used by any driver right now.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/Kconfig |5 ++
drivers/clk/at91/Makefile |1 +
drivers/clk/at91/clk-smd.c | 171 +
This patch adds new at91 usb clock implementation using common clk framework.
This clock is used to clock usb ports (ohci, ehci and udc).
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/Kconfig | 11 ++
drivers/clk/at91/Makefile |1 +
drivers/clk/at91/clk-us
This adds new at91 utmi clock implementation using common clk framework.
This clock is a pll with a fixed factor (x40).
It is used as a source for usb clock.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
arch/arm/mach-at91/Kconfig |7 ++
drivers/clk/at91/Makefile |1 +
This patch adds new at91 programmable clocks implementation using common clk
framework.
A programmable clock is a clock which can be exported on a given pin to clock
external devices.
Each programmable clock is given an id (from 0 to 8).
The number of available programmable clocks depends on the So
On 11/27/2013 10:04 PM, Sekhar Nori wrote:
On Wednesday 27 November 2013 09:27 PM, Guenter Roeck wrote:
On 11/27/2013 06:00 AM, Sekhar Nori wrote:
On Wednesday 27 November 2013 07:01 PM, Ivan Khoronzhuk wrote:
As we switch to use the watchdog core which permits more than one
active watchdog in
Stephen Warren wrote @ Thu, 21 Nov 2013 19:57:00 +0100:
> On 11/21/2013 10:17 AM, Hiroshi Doyu wrote:
> > Iterating over a property containing a list of phandles with arguments
> > is a common operation for device drivers. This patch adds a new
> > of_property_for_each_phandle_with_args() macro t
Am Donnerstag, 28. November 2013, 12:06:37 schrieb Thierry Reding:
> On Thu, Nov 28, 2013 at 11:20:19AM +0100, Marc Dietrich wrote:
> > Am Donnerstag, 28. November 2013, 10:32:41 schrieb Thierry Reding:
> > > On Thu, Nov 28, 2013 at 10:09:14AM +0100, Marc Dietrich wrote:
> > > > The real problem wi
This patch adds at91 PMC (Power Management Controller) base support.
All at91 clocks managed by the PMC unit will use this framework.
This framework provides the following fonctionalities:
- define a new struct at91_pmc to hide PMC internals (lock, PMC memory
mapping, irq domain, ...)
- read/wr
This patch adds new at91 main oscillator clock implementation using common
clk framework.
If rate is not provided during clock registration it is calculated using
the slow clock (main clk parent in this case) rate and MCFR register.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
dr
This patch adds new at91 pll clock implementation using common clk framework.
The pll clock layout describe the PLLX register layout.
There are four pll clock layouts:
- at91rm9200
- at91sam9g20
- at91sam9g45
- sama5d3
PLL clocks are given characteristics:
- min/max clock source rate
- ranges of
This patch adds new at91 peripheral clock implementation using common clk
framework.
Almost all peripherals provided by at91 SoCs need a clock to work properly.
This clock is enabled/disabled using PCER/PCDR resgisters.
Each peripheral is given an id (see atmel's datasheets) which is used to
defi
This patch adds new at91 system clock implementation using common clk
framework.
Some peripherals need to enable a "system" clock in order to work properly.
Each system clock is given an id based on the bit position in SCER/SCDR
registers.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
This patch adds new at91 master clock implementation using common clk
framework.
The master clock layout describe the MCKR register layout.
There are 2 master clock layouts:
- at91rm9200
- at91sam9x5
Master clocks are given characteristics:
- min/max clock output rate
These characteristics are c
This patch adds a new macro file for PMC macros.
This macro file includes the definitions of SR (status register) bit
offsets and will be use to reference PMC irqs.
Signed-off-by: Boris BREZILLON
Acked-by: Nicolas Ferre
---
include/dt-bindings/clk/at91.h | 22 ++
1 file c
This patch adds the following Kconfig options to prepare the transition to
common clk framework:
- AT91_USE_OLD_CLK: this option is selected by every SoC which does not
support new at91 clks based on common clk framework (SoC which does not
define the clock tree in its device tree).
This opt
This patch moves at91_pmc.h header from machine specific directory
(arch/arm/mach-at91/include/mach/at91_pmc.h) to clk include directory
(include/linux/clk/at91_pmc.h).
We need this to avoid reference to machine specific headers in clk
drivers.
Signed-off-by: Boris BREZILLON
Acked-by: Felipe Balb
Hello,
This patch series is the 5th version of the at91 clk implementations
using the Common Clk Framework.
Most of the clock provided by the PMC (Power Management Controller) are
implemented :
- main clock (main oscillator)
- pll clocks
- master clock
- programmable clocks
- utmi clock
- periphe
On Thursday 28 November 2013 05:29 PM, Mark Brown wrote:
On Thu, Nov 28, 2013 at 04:38:27PM +0530, Sourav Poddar wrote:
On Thursday 28 November 2013 04:19 PM, Mark Brown wrote:
Removing the mapping isn't going to stop another context which has
obtained a handle on the map trying to look at the
On Thu, Nov 28, 2013 at 04:38:27PM +0530, Sourav Poddar wrote:
> On Thursday 28 November 2013 04:19 PM, Mark Brown wrote:
> >Removing the mapping isn't going to stop another context which has
> >obtained a handle on the map trying to look at the mapping.
> hmm..so the 'memcpy' part should be mad
On 11/27/2013 02:04 AM, Soren Brinkmann wrote:
To ensure that the timer interrupt is properly enabled/disabled across
the whole CPU cluster use enable/disable_irq() instead of
local_irq_disable().
Signed-off-by: Soren Brinkmann
---
drivers/clocksource/cadence_ttc_timer.c | 6 ++
1 file c
On Thursday 28 November 2013 04:41 PM, Mark Brown wrote:
On Thu, Nov 28, 2013 at 04:28:07PM +0530, Sourav Poddar wrote:
On Thursday 28 November 2013 04:24 PM, Mark Brown wrote:
That means that if you switch all resources to _byname then the driver
won't find any resources at all and will fail.
On Thu, Nov 28, 2013 at 04:28:07PM +0530, Sourav Poddar wrote:
> On Thursday 28 November 2013 04:24 PM, Mark Brown wrote:
> >That means that if you switch all resources to _byname then the driver
> >won't find any resources at all and will fail. This will in turn mean
> >that any device trees tha
On Thursday 28 November 2013 04:19 PM, Mark Brown wrote:
On Thu, Nov 28, 2013 at 10:54:12AM +0530, Sourav Poddar wrote:
At the beginning of this api, I am doing a "disable memory mapped",
as becuase of
the code implemntation, if the control has reaches this api, memory
mapped is not
the desired
On Thu, Nov 28, 2013 at 11:20:19AM +0100, Marc Dietrich wrote:
> Am Donnerstag, 28. November 2013, 10:32:41 schrieb Thierry Reding:
> > On Thu, Nov 28, 2013 at 10:09:14AM +0100, Marc Dietrich wrote:
> > > The real problem with the rfkill driver is that it does not support DT. A
> > > naive attempt
On Thursday 28 November 2013 04:24 PM, Mark Brown wrote:
On Thu, Nov 28, 2013 at 10:15:14AM +0530, Sourav Poddar wrote:
On Tuesday 26 November 2013 05:54 PM, Mark Brown wrote:
Do device tree binding changes early on in the series rather than at the
end, one of the things that gets reviewed for
On Thu, Nov 28, 2013 at 10:17:38AM +0530, Sourav Poddar wrote:
> On Tuesday 26 November 2013 05:51 PM, Mark Brown wrote:
> >The name isn't the issue, it's the fact that you're passing a completely
> >unspecified blob of data.
> May be, what you are suggesting here is to we should define a flash
>
On Thu, Nov 28, 2013 at 10:15:14AM +0530, Sourav Poddar wrote:
> On Tuesday 26 November 2013 05:54 PM, Mark Brown wrote:
> >Do device tree binding changes early on in the series rather than at the
> >end, one of the things that gets reviewed for is binding updates.
> >Your code should also cope w
On 11/28/2013 08:04 AM, Sekhar Nori wrote:
On Wednesday 27 November 2013 09:27 PM, Guenter Roeck wrote:
On 11/27/2013 06:00 AM, Sekhar Nori wrote:
On Wednesday 27 November 2013 07:01 PM, Ivan Khoronzhuk wrote:
As we switch to use the watchdog core which permits more than one
active watchdog in
On Thu, Nov 28, 2013 at 10:54:12AM +0530, Sourav Poddar wrote:
> At the beginning of this api, I am doing a "disable memory mapped",
> as becuase of
> the code implemntation, if the control has reaches this api, memory
> mapped is not
> the desired operation. Then, at the end of this api after
> "
+ CC Santosh Shilimkar
On 11/27/2013 04:31 PM, Ivan Khoronzhuk wrote:
The problem that the set timings code contains the call of Davinci
platform function davinci_aemif_setup_timing() which is not
accessible if kernel is built for another platform like Keystone.
The Keysone platform is going to
On 11/20/2013 08:54 AM, Tarek Dakhran wrote:
> On 20.11.2013 03:23, Tomasz Figa wrote:
>> I've applied the patches on top of today's linux-next and tried to boot
>> my ODROID-XU using exynos5410-smdk5410.dts and exynos_defconfig, but all
>> I can get is an imprecise external abort, when the kernel
Arndale Octa board is based on Exynos5420 SoC. This patch
adds the basic support required for booting it through DT.
Signed-off-by: Sachin Kamat
---
arch/arm/boot/dts/Makefile|1 +
arch/arm/boot/dts/exynos5420-arndale-octa.dts | 66 +
2 files cha
On Sun, Nov 17, 2013 at 12:12:56PM -0800, Joe Perches wrote:
> Neaten code used as a template for other drivers.
> Make the code more consistent with kernel styles.
>
> o Convert #defines with (1< o Alignment wrapping
> o Logic inversions to put return at end of functions
> o Convert devm_kzalloc
Hi Greg,
On Wed, Nov 27, 2013 at 11:06:50PM +, Greg KH wrote:
> On Wed, Nov 27, 2013 at 05:28:06PM +, Dave Martin wrote:
> > >From will.dea...@arm.com Wed Nov 20 12:06:22 2013
> > A number of discussion points remain to be resolved:
> >
> > - Use of the ranges property and describing sl
1 - 100 of 115 matches
Mail list logo
