Peter Clifton pisze:
> We can do filled rectangles already, assuming they are horizontal /
> vertically aligned.
>
> Add a box "b" or "Add->Box", once you've placed it, select it, then:
>
> "ef" or "Edit->Fill Type..."
>
>
>
that's it! thank you very much :)
-Michal
__
On Tue, 2008-06-03 at 17:06 -0400, John Luciani wrote:
> On Tue, Jun 3, 2008 at 4:21 PM, Michal Lipski <[EMAIL PROTECTED]> wrote:
> Hello,
>
> How can I add filled rectangle to symbol?
>
> regards,
> Michal
>
> IIRC filled polygons are on the to-do
[EMAIL PROTECTED] wrote:
> Good day!
> I'm just a NB in Verilog design, sorry if my question is too stupid :)
>
> I've started with free Xilinx ISE, but now i'm trying to do my best to
> take part in icarus verilog community.
>
> I became familiar with IV modelling system, but synth restrain my a
On Tue, Jun 3, 2008 at 4:21 PM, Michal Lipski <[EMAIL PROTECTED]> wrote:
> Hello,
>
> How can I add filled rectangle to symbol?
>
> regards,
> Michal
>
IIRC filled polygons are on the to-do list. You may be able to get an
acceptable look
with thick line(s).
(* jcl *)
--
http://www.luciani.org
Hello,
How can I add filled rectangle to symbol?
regards,
Michal
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Tue, Jun 3, 2008 at 10:22 AM, Timothy Normand Miller <[EMAIL PROTECTED]>
wrote:
> On Tue, Jun 3, 2008 at 10:19 AM, John Luciani <[EMAIL PROTECTED]> wrote:
>
>
> > I am assuming you want low values of resistance and capacitance.
> > What kind of tolerances do you require? For a cap you could cre
On Tue, Jun 3, 2008 at 10:19 AM, John Luciani <[EMAIL PROTECTED]> wrote:
> I am assuming you want low values of resistance and capacitance.
> What kind of tolerances do you require? For a cap you could create a
> footprint
> with parallel pads on the component and solder sides.
> For resistances
On Tue, Jun 3, 2008 at 9:55 AM, Timothy Normand Miller <[EMAIL PROTECTED]>
wrote:
> On Tue, Jun 3, 2008 at 9:47 AM, Kai-Martin Knaak <[EMAIL PROTECTED]>
> wrote:
> > On Mon, 02 Jun 2008 10:36:01 -0400, Timothy Normand Miller wrote:
> >
> >> Is it okay to ask on this list to hire someone to do a PC
On Tue, Jun 3, 2008 at 9:47 AM, Kai-Martin Knaak <[EMAIL PROTECTED]> wrote:
> On Mon, 02 Jun 2008 10:36:01 -0400, Timothy Normand Miller wrote:
>
>> Is it okay to ask on this list to hire someone to do a PCB design?
>
> It is ok. IMHO, it is still ok, if the resulting design design were
> closed so
On Mon, 02 Jun 2008 10:36:01 -0400, Timothy Normand Miller wrote:
> Is it okay to ask on this list to hire someone to do a PCB design?
It is ok. IMHO, it is still ok, if the resulting design design were
closed source. That said, I definitively appreaciate the free as in
freedom approach.
>
10 matches
Mail list logo