On Thu, Sep 8, 2011 at 11:51 AM, John Griessen wrote:
> On 09/08/2011 11:05 AM, Mark Rages wrote:
>>
>> The double keystrokes in gschem are excellent UI. Not as quick to
>> grasp at first, but very very good in practice.
>
> .
> .
> .
> I think gschem has a
ode to show
> invisible text, but “ev” actually changes the entities. If you
> don't realize what happened and undo it right away, you will
> basically screw up the whole schematic. (I think “ev” action
> should be removed or at least prompt for confirmation; I've said so
>
atever
random control keys happens to be available.
I think gschem has a pretty good interface. I only wish PCB used the
same shortcuts instead of the random keys it has now.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
I'm still planning on an OSX Cocoa HID. I haven't gotten very far, but
I do have the very, very beginning. If any one else is interested, let
me know. I'd like to do the same for gschem, but that isn't as modular
just yet.
Mark
On Tue, Aug 23, 2011 at 3:10
is wide.
>
> confirm.
>
> PCB v20100929-2 as delivered by debian renders the stretched arc
> correctly.
>
Stretched arcs are a misfeature. Can they be deprecated?
Otherwise, they are just another object that cannot be rotated at
arbitrary angles.
Regards,
Mark
markrages@
single layer caps. Their min
buy is $500 but they have designer kits, engineering kits, and samples on their
website.
-Mark Stanley
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
s
When you pull from git you need to run autogen.sh first.
-Mark Stanley
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
in a single perl variable!
Can't you do this in any dynamic language?
Regards,
Mark
markrages@gmail
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
> 6. http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
>
>
>
> ___
> geda-user mailing list
> geda-user@moria.seul.org
> http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
>
>
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Wed, May 4, 2011 at 12:47 PM, DJ Delorie wrote:
>
> Not a bug. This is a design limitation - there's no way to indicate
> the angle of a square pad.
>
That's still a bug.
The workaround is to make the square pad not-quite-square.
Regards,
Mark
--
Mark Rages, Enginee
ray text. You can delete the line.
How it got there is more interesting. If you can reproduce it, please
file a bug on the gschem bug tracker.
Regards,Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
__
orange. Is there a way I can find out what symbol owns that refdes?
> Also, it is just a one page schematic.
Peek at the schematic in a text editor. Search for "U9".
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest
g thought it a minor design flaw that indexed attributes attach the
> index to the value rather than the name. So, I would prefer net:1=Vcc, while
> preserving backward compatibility, of course.
Yes, this makes sense.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest
On Mon, Apr 11, 2011 at 8:57 PM, Kai-Martin Knaak wrote:
> Mark Rages wrote:
>
>> I've often though it would be extremely handy to have spreadsheet-like
>> automatic calculations in gschem.
>
> You mean like specify the R1/R2 and R1 for the four resistors
> of a
r formula in a voltage regulator used
> to adding values for the two feedback resistors.
>
> Steve
I've often though it would be extremely handy to have spreadsheet-like
automatic calculations in gschem.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra
On Sun, Apr 10, 2011 at 6:42 PM, DJ Delorie wrote:
>
> I'm pondering a minor change in pcb's defaults to give us a more
> useful default stackup. How's this?
>
My netlist enters pcb by way of gsch2pcb, which supplies its own
default stackup. Can these be kept in s
r RF design, and
a lot of high-speed digital designs, require a lot more attention than
getting connectivity right.
So the desire to tag certain nets / connections as controlled
impedance, no DRC, equal trace length, etc.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Sun, Apr 3, 2011 at 11:41 AM, DJ Delorie wrote:
>
> ../src/configure
>
Does this work now? I tried it before (source on CD-ROM) and it
wanted to build some files in the source tree.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttel
a/user/Feb-2010/msg00209.html
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
ttp://archives.seul.org/geda/dev/Mar-2004/msg00018.html
and it seems the patch wasn't applied after all.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user
and it took 1.5 months to get here.
>
> So one one has any experience with the chinese reflow ovens? Are they
> junk or something?
You can reflow with a $20 toaster oven from Goodwill / craigslist /
Wal-Mart. Try starting with that.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
at was
flexible enough to capture modern PCB fab capabilities. Blind / buried
vias and buried caps would be start.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
ess of binary plugins to
an open-source project, so I won't mention it here...
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.s
On Wed, Feb 23, 2011 at 3:49 PM, Stephan Boettcher
wrote:
> Mark Rages writes:
>
>> You would be wise to avoid PCB for anything non-rectangular. It is
>> exceedingly painful.
>
> I do recommend pcb for anything non-rectangular. The arcs can be nicely
> done in gnum
s.
Another trap: You might want to connect your circles of LEDs with
arcs. Be advised that pcb affers no facilities for editing arcs.
You would be wise to avoid PCB for anything non-rectangular. It is
exceedingly painful.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine
rkbot:
http://dorkbotpdx.org/wiki/pcb_order
from the comments: 'anything that can be cut out with a 0.1" routing bit'
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
Hi,
I switched my gschem to have a vertical toolbox on the left, rather
than a horizontal toolbox on the top of the screen.
With wide aspect-ratio screens, this is a better use of display real estate.
Patch attached.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
On Tue, Feb 1, 2011 at 1:39 PM, Mark Rages wrote:
> So I'm using my snow day to hack on pcb a little bit, and I need some
> help understanding how drawing work on the GTK HID.
>
> I've attached a trivial patch: The intended effect is to draw a XOR
> line from the origin
Some examples of how the hierarchy might be organized:
> - Switches -> Tactile pushbuttons
> - Switches -> Toggle switches
> - Integrated circuits -> DIP
> - Connectors -> Single row pins
> - Connectors -> D-subminiature
> - LEDs -> Surface mount
>
Tagging i
l be on IRC most of the day if any pcb devs want to lend me a hand.
Regards,
Mark
markra...@gmail.com
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
bonusline.patch
Description: Binary data
___
geda-user mailing list
kill with fire, would do business with again, etc.
Regards,
Mark
markrages@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
to invisible if you fail to notice your error. You have to go through
> every single thing and fix it (arghh)!
> Just curious?
> Oliver
>
Agree. Cleaning up after this misfeature has cost me quite a bit of time.
Mark
--
Mark Rages, Engineer
Midwest Telecine LLC
markr
elements, but what I want is a preference,
> setting the clearance for all elements.
>
> Is this possible?
>
Select all, then use the :ChangeClearSize action.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
On Tue, Jan 4, 2011 at 8:06 PM, DJ Delorie wrote:
>
> Phil Taylor writes:
>> Why isn't there a user-guide?
>
> http://www.delorie.com/pcb/docs/
>
The developer's reference seems a little thin. Are there any plans to
update it?
Regards,
Mark
markra...@gmail
-
On Sun, Dec 26, 2010 at 4:26 PM, Eduardo Costa wrote:
> On 26 December 2010 02:55, Mark Rages wrote:
>>
>> If it will stop the bikeshedding here, I volunteer to translate a
>> tutorial from crayon-on-napkin into LaTeX or DocBook or whatever. I
>> believe that th
if there were no necessity to
> wade through the source code to detect what has to be written about.
If it will stop the bikeshedding here, I volunteer to translate a
tutorial from crayon-on-napkin into LaTeX or DocBook or whatever. I
believe that the author gets to choose the format, not the
fy their libraries to support my
methods of hand assembly.
So, because I use several methods, a single one-size-fits-all library is just
not going to work for me.
I *could* make use of a library of heavy symbols but I still need the
lightweight symbols, too. If I
was forced to choose one
/geda.seul.org/wiki/geda:faq-pcb?do=revisions
>
> Compare this to the history of pcb-tips:
> http://geda.seul.org/wiki/geda:pcb_tips?do=revisions
>
> Yes, this is pretty fractured. I'd be happy to merge the three.
> Any objections?
No objection. Can the other UR
I'm somewhat confused about the workings of PCB in this aspect - I
> suspect this has something to do with the complexity of rotation etc.
> Probably someone is needed to code complex polygon rotations...
>
> John
>
The code for rotations is there in FreeRotateBuffer().
http://
ceforge's tracker.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Mon, Nov 22, 2010 at 3:06 PM, Colin D Bennett wrote:
> On Mon, 22 Nov 2010 13:50:03 -0600
> Mark Rages wrote:
>
>> On Mon, Nov 22, 2010 at 1:29 PM, Colin D Bennett
>> wrote:
>> > How hard would it be to make use of the freetype library to handle
>> >
iven silk process can print legibly, you
want those single-line fonts.
For larger fonts, freetype would be great, and save us the
machinations of creating the text in inkscape or something and
importing it with pstoedit.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
m
tools" means that everybody gets to write a footprint
generator in their own favorite scripting language.
There are no helpful GUI tools, only the unhelpful tool of pcb itself.
Footprint generation seems like a GUI task to me, but I'm sure others
will disagree.
Regards,
Mark
markra.
ab has a minimum spacing between holes. Maybe DRC could check that.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
h
just like it is with floating math. Remember, using integers doesn't
eliminate rounding error, it just puts a bound on it per operation.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
__
Hi,
I'm trying to create an element with silk on the bottom ("solder") layer.
How can I do this? I don't see a layer attribute in the ElementLine syntax.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...
g square / nonstandard holes, your best bet is to talk to the
PCb vendor and ask how they would prefer you to spec the holes.
Plating slots is an extra-cost option (and an extra processing step)
so you will be using a full-service board house rather than a cheap
prototype shop.
Regards,
Mark
mark
e pretty awesome to be able to use SVG graphics for silk
>> layers. Fancy curves might work well for future routers as well.
>>
>
> I don't think SVG is appropriate for storing entire PCBs. There's too
> much non-graphical data in .pcb files.
>
> Footprints, y
On Wed, Sep 8, 2010 at 3:05 PM, Peter Clifton wrote:
>
> No, but if you don't use any polygon holes in the file, just hand-edit
> the file version header back to 20070407.
That works.
Thank you.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telec
f pcb. To load this file
you need a version of pcb which is >= 20100606. If you are
using a version built from cvs sources, the source date
must be >= 20100606. This copy of pcb can only read files
up to file version 20070407."
Is there a way to save the file as an older version?
ted in qcad
entirely, and just imported to PCB as a last step before making
Gerbers. This was only possible because the design was very simple
with just a handful of nets. I've since purchased a license for
Altium, which has its own kind of badness, but at least it lets me
type in number
/images/pcb-screenshot.png
Has anyone else seen this? Any ideas of what to look for?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http
On Mon, Aug 23, 2010 at 2:56 PM, Kai-Martin Knaak
wrote:
> Mark Rages wrote:
>
>> if you really want to scale components, I have a script at
>> http://vivara.net to scale / rotate gschem components.
> ^
>
> This URL gives me:
> Unable
of the title component (in my case the A4 title
>> component) the same.
>
> The grid units are arbitrary. Use a bigger title frame, and when you print to
> A4, everything will shrink.
>
if you really want to scale components, I have a script at
http://vivara.net to scale / ro
I'm the maintainer of the geda-gaf port on MacPorts and it should
install pretty well under both gtk-x11 and gtk-quartz. Actually, let
me know if it does not work.
Mark
On Sat, Aug 14, 2010 at 5:16 PM, John Doty wrote:
>
> On Aug 14, 2010, at 3:03 PM, Gareth Edwards wrote:
>
Thanks guys. I'll dive right in and see what happens. I'll keep the
list up to date as I make some progress. (Ah the things I will do to
avoid my Thesis. :-P )
Mark
On Tue, Aug 3, 2010 at 4:24 PM, DJ Delorie wrote:
>
>> Is there documentation in any form as to how to go
Speaking of UI changes, I've been interested in developing a PCB OSX
native HID layer.
Is there documentation in any form as to how to go about this, or do I
just need to dive into the code?
Mark
On Tue, Aug 3, 2010 at 3:47 PM, John Griessen wrote:
> On 08/03/2010 12:48 PM, Andrew
I've reported the same thing twice before but it seems to get lost in the
noise. I reported it because I thought someone would like to know. It didn't
affect what I was doing.
-Mark Stanley
___
geda-user mailing list
geda-user@moria.seul.org
On Sat, Jul 17, 2010 at 2:32 PM, John Doty wrote:
>
> On Jul 17, 2010, at 12:05 PM, Mark Rages wrote:
>
>> gschem->pcb is farther to the right on Kathy Sierra's graphic than any
>> other software I regularly use:
>>
>> http://headrush.ty
i.e. hand
> soldering may need extended pads for DFN devices.
>
gschem->pcb is farther to the right on Kathy Sierra's graphic than any
other software I regularly use:
http://headrush.typepad.com/photos/uncategorized/2007/04/06/kickasscurvetwo.jpg
Just hang in there, it makes mo
;dxf tool, rather it is a
pcb->dxf tool. I want to edit pcb's input format, not output format,
if that makes sense.
Basically I took the dxflib example program and grafted a
mono-buttocked .pcb parser onto the front of it.
Seems to work.
Regards,
Mark
markra...@gmail
--
M
) as recommended, so will this trick work again?
>
> Regards, Armin
>
Oh, those (QFN-like) packages are quite easy to hand solder, except
for the thermal pad underneath. Much easier than fragile
narrow-pitch TQFP and TSSOP parts.
If you don't need the thermal pad, just plunk the part
On Thu, Jul 15, 2010 at 11:20 PM, Bert Timmerman
wrote:
> Hi Mark,
>
> Indeed, I did a half baked and buggy attempt at:
>
> http://github.com/bert/pcb-dxf-hid.git
>
> Just my EUR 0.02 (as if this first attempt to code something in C is worth
> half that much ;-)
>
>
"") {
...etc...
Of course, the compiler complains to the heavens about this, and it's
an easy fix, but it makes me less than hopeful that the code's gonna
work.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
_
n the most open drivers, does this mean that a license cannot require
fully open firmware? No. It may limit adoption of the license, but
that says nothing about if the license is correct to require that. If
the license is a goal, rather just a codification of existing
practice, that is fine by me.
.seul.org/geda/user/Sep-2009/msg00134.html).
So before I start on the pcbtodxf tool, has anybody done this already?
I'm not interested in the pstoedit workaround, because I'd like to
preserve layers and line widths accurately.
Regards,
Mark
markra...@gmail
--
Mark Rages, Eng
On Wed, Jul 14, 2010 at 4:48 PM, Stefan Salewski wrote:
> See
>
> http://www.h-online.com/open/news/item/Draft-Licence-for-Open-Source-Hardware-published-1038048.html
>
commentary here:
http://www.bunniestudios.com/blog/?p=1224
--
Mark Rages, Engineer
Midwest Telecin
e and redefined the CC variable. In this
case, the little Makefiles were in a different build directory for
each target, so the ambiguity was solved that way.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Mon, Jul 12, 2010 at 4:15 PM, myjunk stuff wrote:
>
> Is there a way to do the following:
>
> target1 :
> rule1
>
> target2 :
> execute target1
>
target2: target1
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
ma
well.com/capabilities/lab_pics.html
Sorry for the thread hijack. This is sad news.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
.
> Pstoedit makes two polygons, one for the outside and one for the hole,
> but what you really want in PCB is one polygon, so that the hole is
> not filled.
Have you tried the "-ssp" option to pstoedit? This does the right
thing, when it doesn't segfault.
Regards,
Ma
d making my own, I have wasted a lot more than one day
by relying on pcb's built-in footprints...)
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.se
4000 45 270 700]
>
> )
>
> Is this a known bug? Any workaround?
>
Are the pads exactly square? (sorry about my laziness to do the math).
Try making them slightly rectangular. That worked for me for going
the other way: I found it impossible to rotate a perfectly square pad
45
the same state.
http://vivara.net/software/dxftopcb/
I'd like to see pcb link to dxflib for import and export.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
n, the match is not as good as a
dual transistor in SMT.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Sat, Feb 27, 2010 at 5:27 PM, Donald Tillman wrote:
> Hey folks,
>
> What's considered Best Practices for TO-92 packages?
>
Redesign with SOT-23. Easier to solder, faster than stuffing TO-92.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Te
I'll take a screen shot. And send along the errors. I have to
rebuild with the newest GTK+OSX. In terms of the "XPM problems", it
seems to be the XPM icons that don't show up, why that is I have no
idea, since gd and other programs have XPM support.
—Mark
On Sun, Feb
It kinda works. You get a lot of blank icons...I think due to some
XPM problems.
Mark
On Sat, Feb 27, 2010 at 3:44 PM, Peter Clifton wrote:
> Someone with a Mac might like to try building gEDA and PCB with a native
> version of GTK?
>
> If so, take a look at this page:
&g
m)
and we'll all take a look.
You can use Advanced Circuit's freedfm.com and see what it says.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
o your board house about this?
I wonder what happens if you specify a reuleaux drill in the fab drawing...
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.s
un this plugin as the final
> step since editing it afterwards was virtually impossible. Am I
> thinking of a different pcb layout program or does this plugin exist
> somewhere?
>
http://www.delorie.com/pcb/puller/
--
Mark Rages, Engineer
Midwest Tel
Ah!
On Wed, Feb 17, 2010 at 5:05 PM, Peter Clifton <[1]pc...@cam.ac.uk>
wrote:
> On Wed, 2010-02-17 at 22:56 +, Peter TB Brett wrote:
>> On Wednesday 17 February 2010 22:41:07 Mark Rages wrote:
>>
>> > OK, I created a new user with an e
On Wed, Feb 17, 2010 at 4:35 PM, Peter TB Brett wrote:
> On Wednesday 17 February 2010 22:20:26 Mark Rages wrote:
>> On Wed, Feb 17, 2010 at 4:16 PM, Peter TB Brett wrote:
>> > On Wednesday 17 February 2010 22:07:29 Mark Rages wrote:
>> >>
>> >> I do
On Wed, Feb 17, 2010 at 4:16 PM, Peter TB Brett wrote:
> On Wednesday 17 February 2010 22:07:29 Mark Rages wrote:
>> On Wed, Feb 17, 2010 at 3:59 PM, Steven Michalske
> wrote:
>> > here is what i got
>> >
>> > V3 R1-1
>> > V5 R1-2
>>
x27;s anything too weird in my Ubuntu 9.04 system. I
just created a new user and ran from that account, with the same
result.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user maili
On Wed, Feb 17, 2010 at 2:49 PM, Steven Michalske wrote:
>
> On Feb 17, 2010, at 12:35 PM, Mark Rages wrote:
>
>> This caught me out today.
>>
>> Consider this circuit:
>> http://vivara.net/images/gschem_example.png
>>
>> The symbols are from the
the netlist?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
thinner is
"custom": [3]http://www.4pcb.com/index.php?load=content&page_id=80
I've got some 0.020" boards in process now. They say can do 0.010",
but I think they outsource that.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest
efile.
All good now. Thanks.
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Fri, Feb 12, 2010 at 1:29 AM, DJ Delorie wrote:
>
> Install this plugin:
> ...
OK, I got all the pieces installed but the copper and component layers
are interchanged. What have I done wrong?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine L
Only
elements are flipped.The first problem is annoying, but I can live
with it. The second is a bit of a show stopper. Is there any known
workaround?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecin
ther non-copper layers.
>
> This is the layer mega-patch I've been (sadly) talking about for years
> now.
>
> The parser supports an extra string in the Layer() syntax for type and
> flags, but we do nothing with it yet.
>
What about making the outline lines / arcs cut po
Hi, I'm making a layout with castellated vias on the edge. so these
vias intersect the outline layer and pcb thinks they are all shorted
together when I press "o".
Any way around this? I thought the magic was the name "outline".
Regards,
Mark
markra...@gmail
--
Mar
atic might be automated as it is just a visual
representation of a net list, but I just can't imagine how on earth you could
layout a board without ever looking at it. Or is that even what you are
talking
about?
Mark Stanley
Engineering Technician
___
g
tware/line_arc_to_poly.tar.gz
> As you might imagine though, scanning lists of coordinates in the PCB
> file isn't particularly easy to do - and I don't have any debugging
> tools to help show the order in which a polygon contour is created.
Agree.
Regards,
Mark
markra...@gma
I filed a bug and uploaded a file which exhibits this:
https://sourceforge.net/tracker/?func=detail&aid=2948916&group_id=73743&atid=538811
On Wed, Feb 10, 2010 at 1:29 AM, Mark Rages wrote:
> I'm trying to work with a rather compex polygon ground plane. I get
> th
pping PBO_SUB: 3
Error while clipping PBO_SUB: 3
Error while clipping PBO_SUB: 3
Error while clipping PBO_SUB: 3
Just leaked in Subtract
Segmentation fault
Any ideas on where to look for the problem?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
m
interactive shell like a proper CAD program does.)
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Telecine LLC
markra...@midwesttelecine.com
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda
fy the placement of
> parts being added, perhaps via an Attribute() ? The default is to
> place the part at 0,0 but if you look for an override...
I haven't applied that patch yet. Is it in git HEAD?
Regards,
Mark
markra...@gmail
--
Mark Rages, Engineer
Midwest Tele
under the cursor.
>
Right.
> Are these new components, or are you trying to move parts already on
> the board?
They are new components. We are panelizing a board with several
variants of a tricky footprint to see which one will work best in the
SMT process.
Regards,
Mark
markra..
1 - 100 of 311 matches
Mail list logo