On Sep 22, 2006, at 2:16 PM, DJ Delorie wrote:
Ahh, I'm using the CY7C1049 in some of my stuff.
Did you need terminators?
Nope. (eZ80F91 @ 50MHz, 3.3V, nothing else on the bus)
-Dave
--
Dave McGuire
Cape Coral, FL
___
geda-user mai
>Ahh, I'm using the CY7C1049 in some of my stuff.
Did you need terminators?
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
On Sep 22, 2006, at 11:13 AM, DJ Delorie wrote:
I don't know what chips you're using,
For completeness, M32C/83 and CY7C1049B
Ahh, I'm using the CY7C1049 in some of my stuff. Now I'm as cool as
DJ. =)
-Dave
--
Dave McGuire
Cape Coral, FL
___
> I don't know what chips you're using,
For completeness, M32C/83 and CY7C1049B
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
After all that, I forgot to mention the line length. Rule of thumb: if
the first reflection gets back to the driver before the driver has
finished transitioning, then you probably don't have a problem, and you
don't need termination. In your case, that's 12", or about 1ns. So, if
your drivers h
> If you can afford a 4 layer, you can definitely afford a faster scope.
It's not just the cost, it's the justification and size. I just got a
500MHz logic analyzer that's the size of my hand (Intronix Logicport)
and I have a 32Ms/s parallel-port scope (er, about 10-15MHz) and a Tek
561A (er, ab
On Thu, Sep 21, 2006 at 01:48:48PM -0400, DJ Delorie wrote:
>
> > > Double sided, 0.062.
> >
> > How quaint. ;-)
>
> Yeah, well, it's just going to sit on my desk anyway. Plus, it's
> panelized with the challenge boards, so cost is an issue. I was extra
> careful about adding planes to the bo
DJ Delorie wrote:
I'm thinking I should design in some series resistors on the address
and data lines for my RAM expansion board (30MHz, about 6" of 8 mil
trace on DS FR4, 5v). How does one go about calculating an ideal
resistance? The mcu spec doesn't have a min rise time spec, the ram
chips a
> > Double sided, 0.062.
>
> How quaint. ;-)
Yeah, well, it's just going to sit on my desk anyway. Plus, it's
panelized with the challenge boards, so cost is an issue. I was extra
careful about adding planes to the bottom side, and bypassing all over
the place.
The proto-pcb industry is star
DJ -
On Thu, Sep 21, 2006 at 12:18:46PM -0400, DJ Delorie wrote:
> Double sided, 0.062.
How quaint. ;-)
The board I'm in the middle of bringing up is 6-layer, 0.045.
I've probably linked to it before:
http://recycle.lbl.gov/llrf4/
So the distance between a trace and its ground plane is
an orde
> 5 Volts? How quaint.
Yeah, well, that's what the eval board uses. My furnace controller
uses 5v too, because that's what the LCD panels need. It throws in a
bunch of issues about level converting, though.
> You didn't give the thickness of the FR4 between the trace and the
> ground plane.
DJ -
On Thu, Sep 21, 2006 at 11:47:38AM -0400, DJ Delorie wrote:
> I'm thinking I should design in some series resistors on the address
> and data lines for my RAM expansion board (30MHz, about 6" of 8 mil
> trace on DS FR4, 5v).
5 Volts? How quaint.
You didn't give the thickness of the FR4 bet
12 matches
Mail list logo
