Dan McMahill wrote:
Stuart Brorson wrote:
Harold,
The bad news for you is that I was able to successfully run gsch2pcb
on your file. So both Dan and I had no problem with your design
files.
and I've now tried gnetlist from 20070216, 20061020, 20050820, and
20040111 with varying guile vers
Stuart Brorson wrote:
Harold,
The bad news for you is that I was able to successfully run gsch2pcb
on your file. So both Dan and I had no problem with your design
files.
Here's another thought. Your error is:
FORMAT: error with call: (format #f "~:@{~A-~A ~}
<===" ("U1" "G29") ("U1" "G34") (
Harold,
The bad news for you is that I was able to successfully run gsch2pcb
on your file. So both Dan and I had no problem with your design
files.
Here's another thought. Your error is:
FORMAT: error with call: (format #f "~:@{~A-~A ~}
<===" ("U1" "G29") ("U1" "G34") ("U1" "G9") ("U1" "H1")
Dan,
Comments inserted below.
Harold Skank
On Sat, 2007-02-24 at 15:04 -0500, Dan McMahill wrote:
> Harold D. Skank wrote:
> > Dan,
> >
> > Sorry, I inadvertently sent you a copy of project1 using only 2 of the
> > symbol slots, Test_2.sch and Test_3.sch. I can run that version
> > correct
Harold D. Skank wrote:
Dan,
Sorry, I inadvertently sent you a copy of project1 using only 2 of the
symbol slots, Test_2.sch and Test_3.sch. I can run that version
correctly as well.
I expect you will see a failure if you add Test_1.sch to the project1
file.
I'm attaching an altered copy of pr
Dan,
Sorry, I inadvertently sent you a copy of project1 using only 2 of the
symbol slots, Test_2.sch and Test_3.sch. I can run that version
correctly as well.
I expect you will see a failure if you add Test_1.sch to the project1
file.
I'm attaching an altered copy of project1 below.
Harold
Harold D. Skank wrote:
Dan & Co.
I have attached all the files revelant to this problem below, i.e. the
pcb footprint, the *.sym files from gEDA, the schematic and project
files and a copy of the error output from the gsch2pcb command.
I VERY much appreciate any assistance on this problem. Whi
Dobry den,
tento mail vam poslal pocitac, pretoze ste sa pokusili poslat
mi prilis velku prilohu. Zial, take velke prilohy sa do mojej
schranky nezmestia. Poslite, prosim, mail znova bez prilohy a
prilohu ulozte na verejnom ulozisku, napriklad
http://www.yousendit.com/
alebo http://www.uschovna.
Harold D. Skank wrote:
People,
I just created a 4-slot symbol and associated 1153 pin footprint for a
Xilinx element that I need to route. This morning I set out to test
these elements to see if they worked together OK. Well -
I created a dummy schematic composed of the 4 slot elements, and
c
Hi,
[snip]
> I created a dummy schematic composed of the 4 slot elements, and
> connected the power and ground connections to various net names.
> Actually, that's not quite true, the GND connection is the GND symbol
> from the library.
>
> I then set up a project1 file to facilitate gsch2pcb and
People,
I just created a 4-slot symbol and associated 1153 pin footprint for a
Xilinx element that I need to route. This morning I set out to test
these elements to see if they worked together OK. Well -
I created a dummy schematic composed of the 4 slot elements, and
connected the power and gr
11 matches
Mail list logo
