Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "uwe" checked in revision 2860 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
Dump support for the Winbond W83977TF.
Signed-off-by: Idwer Vollering <[EMAIL PROTECTED]
Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "uwe" checked in revision 2859 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
Completely rip out / replace the ASUS P2B code (which wasn't really working),
replacing i
Author: uwe
Date: 2007-10-16 02:13:59 +0200 (Tue, 16 Oct 2007)
New Revision: 2859
Removed:
trunk/LinuxBIOSv2/src/mainboard/asus/p2b/cmos.layout
trunk/LinuxBIOSv2/src/mainboard/asus/p2b/debug.c
trunk/LinuxBIOSv2/src/mainboard/asus/p2b/failover.c
trunk/LinuxBIOSv2/src/mainboard/asus/p2b/
On Mon, Oct 15, 2007 at 05:48:05PM +, Idwer Vollering wrote:
> See attached patch.
Thanks, r2860 with some small fixes.
Uwe.
--
http://www.hermann-uwe.de | http://www.holsham-traders.de
http://www.crazy-hacks.org | http://www.unmaintained-free-software.org
signature.asc
Description: Digi
Author: uwe
Date: 2007-10-16 02:34:03 +0200 (Tue, 16 Oct 2007)
New Revision: 2860
Modified:
trunk/util/superiotool/winbond.c
Log:
Dump support for the Winbond W83977TF.
Signed-off-by: Idwer Vollering <[EMAIL PROTECTED]>
Acked-by: Uwe Hermann <[EMAIL PROTECTED]>
Modified: trunk/util/superiot
Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "stepan" checked in revision 2858 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
(forgot to add spi.c)
Move SPI code out of board_enable.c where it started its life.
Thanks tom, you are right re power button. Don't know how I missed
this. BUT, this setup is done in the early startup code for all 5536
parts. I need to add a Config.lb entry into ALL mainboards that use
the 5536 to allow people to set this value. I don't know why we
decided to set the value so ear
ron minnich wrote:
> On 10/15/07, Jordan Crouse <[EMAIL PROTECTED]> wrote:
>
>> What are you trying to do?
>
> I load linuxbios, and alix1c runs for 3-4 seconds and turns off. I am
> convinced it is something in PM hardware, just don't know what.
>
> Here are the settings we make
> static void c
Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "stepan" checked in revision 2857 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
Move SPI code out of board_enable.c where it started its life. The SPI
chip finding an
Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "stepan" checked in revision 2856 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
This patch adds support for the Mobile Intel Celeron CPU (Micro-FC-BGA)
Signed-off-by
Hello All!
Looking through the sources of Uniflash utility I found that this chip
is no more no less than low-voltage variant of Am29F040B but with
different ID.
So I created a very quick patch (attached). BTW anyone have tried to
reuse sources of Uniflash. Although it uses some proprietary calls
* [EMAIL PROTECTED] <[EMAIL PROTECTED]> [071015 23:47]:
> Will someone commit this please?
r2856
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
--
linuxbios mailing list
lin
Quoting [EMAIL PROTECTED]:
> Quoting Corey Osgood <[EMAIL PROTECTED]>:
>
>> [EMAIL PROTECTED] wrote:
>>> This patch adds support for the Mobile Intel Celeron CPU (Micro-FC-BGA)
>>>
>>> Signed-off-by: Joseph Smith <[EMAIL PROTECTED]>
>>>
>>> Thanks - Joe
>>
>> Acked-by: Corey Osgood <[EMAIL PROTECT
Author: stepan
Date: 2007-10-15 23:45:29 +0200 (Mon, 15 Oct 2007)
New Revision: 2858
Added:
trunk/util/flashrom/spi.c
Log:
(forgot to add spi.c)
Move SPI code out of board_enable.c where it started its life. The SPI
chip finding and SPI chip accessor code is moved as well. This can be
split la
Author: stepan
Date: 2007-10-15 23:44:47 +0200 (Mon, 15 Oct 2007)
New Revision: 2857
Modified:
trunk/util/flashrom/Makefile
trunk/util/flashrom/board_enable.c
trunk/util/flashrom/flash.h
Log:
Move SPI code out of board_enable.c where it started its life. The SPI
chip finding and SPI chip
Author: stepan
Date: 2007-10-15 23:39:48 +0200 (Mon, 15 Oct 2007)
New Revision: 2856
Modified:
trunk/LinuxBIOSv2/src/cpu/intel/model_6xx/model_6xx_init.c
Log:
This patch adds support for the Mobile Intel Celeron CPU (Micro-FC-BGA)
Signed-off-by: Joseph Smith <[EMAIL PROTECTED]>
Acked-by: Corey
i tried that patch today, but it doesn't help to geht pci-slots working on my
board, which is a rev.2.0.
thus i don't really know which informations would be good to have from the pci
things, i can't send them. but at the beginning i did an "lspci - -s
00:06" on both bios versions.
from th
Quoting Jordan Crouse <[EMAIL PROTECTED]>:
I have HAVE_PIRQ_TABLE=1 and irq_tables.c.
What is the utility for the MP table?
Anyways I tried these kernel options acpi=off irqpoll lpj=720896
and it gets a little further. Now it locks-up on this line:
Checking 'hlt' instruction...
Any ideas?
I
see patch... not pretty, but it does the job.
I vote for making v3 pretty. The v2 target of Qemu is not worth more
effort.
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Regis
See attached patch.
Signed-off-by: Idwer <[EMAIL PROTECTED]>
---
Found Winbond W83977TF (id=0x97, rev=0x73) at 0x3f0
Register dump:
idx 20 21 22 23 24 25 26 28 2a 2b 2c 2d 2e 2f
val 97 73 ff fe 80 00 00 00 00 00 02 00 00 ff
def 97 73 ff fe NA 00 NA 00 00 00 00 RR RR RR
LDN 0x00 (Floppy)
idx
On 10/15/07, Marc Jones <[EMAIL PROTECTED]> wrote:
> Does this platform have a power button? You could be getting the four
> second ACPI soft-off if the power button signal was tied to on.
>
it has an unconnected power button.
Call it the Case of the Phantom Power Button.
Time to check once mo
Hi Henry,
Henry keultjes wrote:
> Open BIOSes for Linux
> http://www-128.ibm.com/developerworks/linux/library/l-bios.html
>
> Marc:
>
> Are you willing to provide some help/guidance getting LinuxBios
> implemented on an Acer T180 with a dual core 2.1 Mhz Athlon?
>
Linux BIOS CPU support for the K8
On 10/15/07, Erwan Velu <[EMAIL PROTECTED]> wrote:
> Hey folks,
>
> Does anyone have some experience booting an Advantech 582x board using
> linuxbios ?
> http://taiwan.advantech.com.tw/unzipfunc/Unzip/1+GC+4181/PCM-5820.pdf
>
no, but is seems smiliar to the 5823 which was supported long ago.
ron
ron minnich wrote:
> On 10/15/07, Jordan Crouse <[EMAIL PROTECTED]> wrote:
>
>
>> What are you trying to do?
>>
>
> I load linuxbios, and alix1c runs for 3-4 seconds and turns off. I am
> convinced it is something in PM hardware, just don't know what.
>
> Here are the settings we make
> sta
I am not sure I understand what this is doing, but if you do: :-)
Acked-by: Ronald G. Minnich <[EMAIL PROTECTED]>
--
linuxbios mailing list
linuxbios@linuxbios.org
http://www.linuxbios.org/mailman/listinfo/linuxbios
Dear LinuxBIOS readers!
This is the automated build check service of LinuxBIOS.
The developer "uwe" checked in revision 2855 to
the LinuxBIOS source repository and caused the following
changes:
Change Log:
Fix stupid thinko in the Winbond detection code which prevented some
of the Winbond chips
On 10/15/07, Jordan Crouse <[EMAIL PROTECTED]> wrote:
> What are you trying to do?
I load linuxbios, and alix1c runs for 3-4 seconds and turns off. I am
convinced it is something in PM hardware, just don't know what.
Here are the settings we make
static void cs5536_setup_power_button(void)
{
On 15/10/07 09:11 -0700, ron minnich wrote:
> it always turns off in 4 seconds.
>
> I have been told to look at this:
> 6.18.3.14 PM Fail-Safe Delay and Enable (PM_FSD)
> PMS I/O Offset 40h
> Type R/W
> Reset Valueh
> Reads always return the value written, except
On Sat, Oct 13, 2007 at 09:40:03PM +0200, Rudolf Marek wrote:
> Index: romstrap.inc
> ===
> --- romstrap.inc (revision 0)
> +++ romstrap.inc (revision 0)
> @@ -0,0 +1,60 @@
> +/*
> + * This file is part of the LinuxBIOS proje
it always turns off in 4 seconds.
I have been told to look at this:
6.18.3.14 PM Fail-Safe Delay and Enable (PM_FSD)
PMS I/O Offset 40h
Type R/W
Reset Valueh
Reads always return the value written, except for RSVD bits [29:20].
But I can't see that we're setting i
On Mon, Oct 15, 2007 at 02:57:00AM +0200, Stefan Reinauer wrote:
> * Harald Gutmann <[EMAIL PROTECTED]> [071015 02:16]:
> > > > +static void check_n_write_enable() {
> > > > + uint8_t result[3] = {0, 0, 0};
> > > > + uint8_t command[5] = {0x06, 0, 0, 0, 0};
> > > > + // Send WREN
Author: uwe
Date: 2007-10-15 17:46:59 +0200 (Mon, 15 Oct 2007)
New Revision: 2855
Modified:
trunk/util/superiotool/winbond.c
Log:
Fix stupid thinko in the Winbond detection code which prevented some
of the Winbond chips from being detected (trivial fix).
This is verified on real hardware and w
On 15/10/07 08:48 -0400, [EMAIL PROTECTED] wrote:
> Quoting Rudolf Marek <[EMAIL PROTECTED]>:
>
> > you need to supply some routing table to kernel. Any of following:
> >
> > in DSDT
> > PIR table
> > MP Table.
> >
> > There is some util to dump this table friom original bios, although in
> > my c
Quoting Rudolf Marek <[EMAIL PROTECTED]>:
> you need to supply some routing table to kernel. Any of following:
>
> in DSDT
> PIR table
> MP Table.
>
> There is some util to dump this table friom original bios, although in
> my case MP table was totally b0rked.
>
> I think for a start you may switc
> >
> >
> > diff -ubrN ../../flashrom.original/board_enable.c
> > flashrom.new/board_enable.c ---
> > ../../flashrom.original/board_enable.c 2007-10-15 01:14:29.0
> > +0200 +++ flashrom.new/board_enable.c 20
Am Montag, 15. Oktober 2007 02:57:00 schrieb Stefan Reinauer:
> * Harald Gutmann <[EMAIL PROTECTED]> [071015 02:16]:
> > > > +static void check_n_write_enable() {
> > > > + uint8_t result[3] = {0, 0, 0};
> > > > + uint8_t command[5] = {0x06, 0, 0, 0, 0};
> > > > + // Send WREN (Wr
On Mon, Oct 15, 2007 at 02:57:00AM +0200, Stefan Reinauer wrote:
> > i think some parts here could be done easyer with outb.
>
> This implementation of the MX25L4005 relies heavily on the chip
> being attached to an IT8716F SuperIO. I think we should create an
> abstraction layer (spi_command()?
On Sun, Oct 14, 2007 at 01:22:37PM +0200, Harald Gutmann wrote:
> > I can't sell them but if you pay for postage I'll send you one or
> > two. They are in WSON package which is footprint compatible with
> > SOIC but not quite as easy to work with because no pins are
> > exposed.
>
> i think to do
Hey folks,
Does anyone have some experience booting an Advantech 582x board using
linuxbios ?
http://taiwan.advantech.com.tw/unzipfunc/Unzip/1+GC+4181/PCM-5820.pdf
Les opinions et prises de position emises par le si
you need to supply some routing table to kernel. Any of following:
in DSDT
PIR table
MP Table.
There is some util to dump this table friom original bios, although in my case
MP table was totally b0rked.
I think for a start you may switch off the acpi=off
Rudolf
--
linuxbios mailing list
linu
I know, the LinuxBIOS Symposium 2007 canceled, but I get information from
Mr. Beck,\
in the 0sec Security Conference in Berne on 19th - 21st October,
where we will have a little LinuxBIOS Hackcenter.
I would like to ask, from the LinuxBIOS developers who will be participant
of this Conference?
41 matches
Mail list logo