hi all, In SMP system, an edge triggerred interrupt may be dispatched to multiple cpus, so the RT ISR of this interrupt may be involved on multiple cpus at the same time. The question comes: is RT ISR need to be reentrant as designed or do I miss something?
best regards, zhangjing
_______________________________________________ Adeos-main mailing list [email protected] https://mail.gna.org/listinfo/adeos-main
