[AMD Official Use Only - Internal Distribution Only]

Reviewed-by: John Clements <john.cleme...@amd.com>

-----Original Message-----
From: amd-gfx <amd-gfx-boun...@lists.freedesktop.org> On Behalf Of Hawking Zhang
Sent: Monday, November 9, 2020 4:17 PM
To: amd-gfx@lists.freedesktop.org
Cc: Zhang, Hawking <hawking.zh...@amd.com>
Subject: [PATCH 5/5] drm/amdgpu: disable rom clock gating support for APUs

ROM clock gating enable/disable is not supported on APU platform. (i.e. 
CGTT_ROM_CLK_CTRL0 register is not availabe on APU). SMUIO callbacks will check 
APU flag before enable/disable rom clock gating, and skip the programming. 
Accordingly, query clock gating status through CGTT_ROM_CLK_CTRL0 also doesn't 
support on APU platform.

The change applies to RAVEN/RAVEN2/PICASSO/RENOIR.

Signed-off-by: Hawking Zhang <hawking.zh...@amd.com>
Reviewed-by: Alex Deucher <alexander.deuc...@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/soc15.c | 4 ----
 1 file changed, 4 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c 
b/drivers/gpu/drm/amd/amdgpu/soc15.c
index 7d3788c..8a23636 100644
--- a/drivers/gpu/drm/amd/amdgpu/soc15.c
+++ b/drivers/gpu/drm/amd/amdgpu/soc15.c
@@ -1169,7 +1169,6 @@ static int soc15_common_early_init(void *handle)
                                AMD_CG_SUPPORT_GFX_CGLS |
                                AMD_CG_SUPPORT_BIF_LS |
                                AMD_CG_SUPPORT_HDP_LS |
-                               AMD_CG_SUPPORT_ROM_MGCG |
                                AMD_CG_SUPPORT_MC_MGCG |
                                AMD_CG_SUPPORT_MC_LS |
                                AMD_CG_SUPPORT_SDMA_MGCG |
@@ -1187,7 +1186,6 @@ static int soc15_common_early_init(void *handle)
                                AMD_CG_SUPPORT_GFX_CGLS |
                                AMD_CG_SUPPORT_BIF_LS |
                                AMD_CG_SUPPORT_HDP_LS |
-                               AMD_CG_SUPPORT_ROM_MGCG |
                                AMD_CG_SUPPORT_MC_MGCG |
                                AMD_CG_SUPPORT_MC_LS |
                                AMD_CG_SUPPORT_SDMA_MGCG |
@@ -1211,7 +1209,6 @@ static int soc15_common_early_init(void *handle)
                                AMD_CG_SUPPORT_HDP_LS |
                                AMD_CG_SUPPORT_DRM_MGCG |
                                AMD_CG_SUPPORT_DRM_LS |
-                               AMD_CG_SUPPORT_ROM_MGCG |
                                AMD_CG_SUPPORT_MC_MGCG |
                                AMD_CG_SUPPORT_MC_LS |
                                AMD_CG_SUPPORT_SDMA_MGCG |
@@ -1264,7 +1261,6 @@ static int soc15_common_early_init(void *handle)
                                 AMD_CG_SUPPORT_SDMA_LS |
                                 AMD_CG_SUPPORT_BIF_LS |
                                 AMD_CG_SUPPORT_HDP_LS |
-                                AMD_CG_SUPPORT_ROM_MGCG |
                                 AMD_CG_SUPPORT_VCN_MGCG |
                                 AMD_CG_SUPPORT_JPEG_MGCG |
                                 AMD_CG_SUPPORT_IH_CG |
--
2.7.4

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=04%7C01%7Cjohn.clements%40amd.com%7C5304c5c8408143f3733e08d88487e5ca%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637405066507439386%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&amp;sdata=ZGqNyyHZ3Fy%2Fe3SpP9nbSCaR%2FXHAnQIaVv414Tdg1iM%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to