[PATCH 33/35] drm/amd/display: Add DCN35 CORE

[Alex Deucher]

From: Qingqing Zhuo <qingqing.z...@amd.com>

[Why & How]
Add DCN35 support in dc_resource.c.

Signed-off-by: Qingqing Zhuo <qingqing.z...@amd.com>
Acked-by: Harry Wentland <harry.wentl...@amd.com>
Signed-off-by: Alex Deucher <alexander.deuc...@amd.com>
---
 drivers/gpu/drm/amd/display/dc/core/dc_resource.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/gpu/drm/amd/display/dc/core/dc_resource.c 
b/drivers/gpu/drm/amd/display/dc/core/dc_resource.c
index 5ce64434b31d..f516ad29cdfa 100644
--- a/drivers/gpu/drm/amd/display/dc/core/dc_resource.c
+++ b/drivers/gpu/drm/amd/display/dc/core/dc_resource.c
@@ -71,6 +71,7 @@
 #include "dcn316/dcn316_resource.h"
 #include "../dcn32/dcn32_resource.h"
 #include "../dcn321/dcn321_resource.h"
+#include "dcn35/dcn35_resource.h"
 
 #define VISUAL_CONFIRM_BASE_DEFAULT 3
 #define VISUAL_CONFIRM_BASE_MIN 1
@@ -189,6 +190,9 @@ enum dce_version resource_parse_asic_id(struct hw_asic_id 
asic_id)
        case AMDGPU_FAMILY_GC_11_0_1:
                dc_version = DCN_VERSION_3_14;
                break;
+       case AMDGPU_FAMILY_GC_11_5_0:
+               dc_version = DCN_VERSION_3_5;
+               break;
        default:
                dc_version = DCE_VERSION_UNKNOWN;
                break;
@@ -293,6 +297,9 @@ struct resource_pool *dc_create_resource_pool(struct dc  
*dc,
        case DCN_VERSION_3_21:
                res_pool = dcn321_create_resource_pool(init_data, dc);
                break;
+       case DCN_VERSION_3_5:
+               res_pool = dcn35_create_resource_pool(init_data, dc);
+               break;
 #endif /* CONFIG_DRM_AMD_DC_FP */
        default:
                break;
-- 
2.41.0