Signed-off-by: Steffen Trumtrar <s.trumt...@pengutronix.de>
---
arch/arm/mach-socfpga/include/mach/sequencer.c | 233 +------------------------
arch/arm/mach-socfpga/include/mach/sequencer.h | 10 +-
2 files changed, 10 insertions(+), 233 deletions(-)
diff --git a/arch/arm/mach-socfpga/include/mach/sequencer.c
b/arch/arm/mach-socfpga/include/mach/sequencer.c
index 259a400db49d..90efcc826b4e 100644
--- a/arch/arm/mach-socfpga/include/mach/sequencer.c
+++ b/arch/arm/mach-socfpga/include/mach/sequencer.c
@@ -137,8 +137,6 @@ static uint16_t skip_delay_mask = 0; // mask off
bits when skipping/not-skipping
static gbl_t *gbl = 0;
static param_t *param = 0;
-static uint32_t curr_shadow_reg = 0;
-
static uint32_t rw_mgr_mem_calibrate_write_test(uint32_t rank_bgn, uint32_t
write_group,
uint32_t use_dm, uint32_t
all_correct,
t_btfld * bit_chk, uint32_t
all_ranks);
@@ -236,12 +234,6 @@ static void set_failing_group_stage(uint32_t group,
uint32_t stage, uint32_t sub
TCLRPT_SET(debug_summary_report->error_group, group);
}
- // Always set the group specific errors
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][group].error_stage,
- stage);
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][group].error_sub_stage,
- substage);
-
}
static inline void reg_file_set_group(uint32_t set_group)
@@ -493,10 +485,6 @@ static inline void scc_mgr_set_dqs_bus_in_delay(uint32_t
read_group, uint32_t de
// Load the setting in the SCC manager
WRITE_SCC_DQS_IN_DELAY(read_group, delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_in_settings[curr_shadow_reg][read_group].
- dqs_bus_in_delay, delay);
-
}
static inline void scc_mgr_set_dqs_io_in_delay(uint32_t write_group, uint32_t
delay)
@@ -506,10 +494,6 @@ static inline void scc_mgr_set_dqs_io_in_delay(uint32_t
write_group, uint32_t de
// Load the setting in the SCC manager
WRITE_SCC_DQS_IO_IN_DELAY(delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- dqs_io_in_delay, delay);
-
}
static inline void scc_mgr_set_dqs_en_phase(uint32_t read_group, uint32_t
phase)
@@ -519,10 +503,6 @@ static inline void scc_mgr_set_dqs_en_phase(uint32_t
read_group, uint32_t phase)
// Load the setting in the SCC manager
WRITE_SCC_DQS_EN_PHASE(read_group, phase);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_in_settings[curr_shadow_reg][read_group].dqs_en_phase,
- phase);
-
}
static void scc_mgr_set_dqs_en_phase_all_ranks(uint32_t read_group, uint32_t
phase)
@@ -554,10 +534,6 @@ static inline void scc_mgr_set_dqdqs_output_phase(uint32_t
write_group, uint32_t
// Load the setting in the SCC manager
WRITE_SCC_DQDQS_OUT_PHASE(write_group, phase);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- dqdqs_out_phase, phase);
-
}
static void scc_mgr_set_dqdqs_output_phase_all_ranks(uint32_t write_group,
uint32_t phase)
@@ -589,10 +565,6 @@ static inline void scc_mgr_set_dqs_en_delay(uint32_t
read_group, uint32_t delay)
// Load the setting in the SCC manager
WRITE_SCC_DQS_EN_DELAY(read_group, delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_in_settings[curr_shadow_reg][read_group].dqs_en_delay,
- delay);
-
}
static void scc_mgr_set_dqs_en_delay_all_ranks(uint32_t read_group, uint32_t
delay)
@@ -635,10 +607,6 @@ static void scc_mgr_set_oct_out1_delay(uint32_t
write_group, uint32_t delay)
WRITE_SCC_OCT_OUT1_DELAY(read_group, delay);
}
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- oct_out_delay1, delay);
-
}
static void scc_mgr_set_oct_out2_delay(uint32_t write_group, uint32_t delay)
@@ -660,10 +628,6 @@ static void scc_mgr_set_oct_out2_delay(uint32_t
write_group, uint32_t delay)
WRITE_SCC_OCT_OUT2_DELAY(read_group, delay);
}
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- oct_out_delay2, delay);
-
}
static inline void scc_mgr_set_dqs_bypass(uint32_t write_group, uint32_t
bypass)
@@ -682,9 +646,6 @@ static inline void scc_mgr_set_dq_out1_delay(uint32_t
write_group, uint32_t dq_i
// Load the setting in the SCC manager
WRITE_SCC_DQ_OUT1_DELAY(dq_in_group, delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dq_settings[curr_shadow_reg][dq].dq_out_delay1,
delay);
-
}
static inline void scc_mgr_set_dq_out2_delay(uint32_t write_group, uint32_t
dq_in_group,
@@ -697,9 +658,6 @@ static inline void scc_mgr_set_dq_out2_delay(uint32_t
write_group, uint32_t dq_i
// Load the setting in the SCC manager
WRITE_SCC_DQ_OUT2_DELAY(dq_in_group, delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dq_settings[curr_shadow_reg][dq].dq_out_delay2,
delay);
-
}
static inline void scc_mgr_set_dq_in_delay(uint32_t write_group, uint32_t
dq_in_group,
@@ -712,9 +670,6 @@ static inline void scc_mgr_set_dq_in_delay(uint32_t
write_group, uint32_t dq_in_
// Load the setting in the SCC manager
WRITE_SCC_DQ_IN_DELAY(dq_in_group, delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dq_settings[curr_shadow_reg][dq].dq_in_delay,
delay);
-
}
static inline void scc_mgr_set_dq_bypass(uint32_t write_group, uint32_t
dq_in_group,
@@ -756,10 +711,6 @@ static inline void scc_mgr_set_dqs_out1_delay(uint32_t
write_group, uint32_t del
// Load the setting in the SCC manager
WRITE_SCC_DQS_IO_OUT1_DELAY(delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- dqs_out_delay1, delay);
-
}
static inline void scc_mgr_set_dqs_out2_delay(uint32_t write_group, uint32_t
delay)
@@ -769,10 +720,6 @@ static inline void scc_mgr_set_dqs_out2_delay(uint32_t
write_group, uint32_t del
// Load the setting in the SCC manager
WRITE_SCC_DQS_IO_OUT2_DELAY(delay);
- // Make the setting in the TCL report
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_settings[curr_shadow_reg][write_group].
- dqs_out_delay2, delay);
-
}
static inline void scc_mgr_set_dm_out1_delay(uint32_t write_group, uint32_t
dm, uint32_t delay)
@@ -783,12 +730,6 @@ static inline void scc_mgr_set_dm_out1_delay(uint32_t
write_group, uint32_t dm,
// Load the setting in the SCC manager
WRITE_SCC_DM_IO_OUT1_DELAY(dm, delay);
- // Make the setting in the TCL report
-
- if (RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP > 0) {
-
TCLRPT_SET(debug_cal_report->cal_dm_settings[curr_shadow_reg][write_group][dm].
- dm_out_delay1, delay);
- }
}
static inline void scc_mgr_set_dm_out2_delay(uint32_t write_group, uint32_t
dm, uint32_t delay)
@@ -799,12 +740,6 @@ static inline void scc_mgr_set_dm_out2_delay(uint32_t
write_group, uint32_t dm,
// Load the setting in the SCC manager
WRITE_SCC_DM_IO_OUT2_DELAY(dm, delay);
- // Make the setting in the TCL report
-
- if (RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP > 0) {
-
TCLRPT_SET(debug_cal_report->cal_dm_settings[curr_shadow_reg][write_group][dm].
- dm_out_delay2, delay);
- }
}
static inline void scc_mgr_set_dm_in_delay(uint32_t write_group, uint32_t dm,
uint32_t delay)
@@ -815,12 +750,6 @@ static inline void scc_mgr_set_dm_in_delay(uint32_t
write_group, uint32_t dm, ui
// Load the setting in the SCC manager
WRITE_SCC_DM_IO_IN_DELAY(dm, delay);
- // Make the setting in the TCL report
-
- if (RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP > 0) {
-
TCLRPT_SET(debug_cal_report->cal_dm_settings[curr_shadow_reg][write_group][dm].
- dm_in_delay, delay);
- }
}
static inline void scc_mgr_set_dm_bypass(uint32_t write_group, uint32_t dm,
uint32_t bypass)
@@ -1016,17 +945,6 @@ static void scc_mgr_apply_group_dq_out1_delay(uint32_t
write_group, uint32_t gro
}
}
-static void scc_mgr_apply_group_dq_out2_delay(uint32_t write_group, uint32_t
group_bgn,
- uint32_t delay2)
-{
- uint32_t i, p;
-
- for (i = 0, p = group_bgn; i < RW_MGR_MEM_DQ_PER_WRITE_DQS; i++, p++) {
- scc_mgr_set_dq_out2_delay(write_group, i, delay2);
- scc_mgr_load_dq(i);
- }
-}
-
//USER apply and load a particular output delay for the DM pins in a group
static void scc_mgr_apply_group_dm_out1_delay(uint32_t write_group, uint32_t
delay1)
@@ -1049,16 +967,6 @@ static void
scc_mgr_apply_group_dqs_io_and_oct_out1(uint32_t write_group, uint32
scc_mgr_load_dqs_for_write_group(write_group);
}
-//USER apply and load delay on both DQS and OCT out2
-static void scc_mgr_apply_group_dqs_io_and_oct_out2(uint32_t write_group,
uint32_t delay)
-{
- scc_mgr_set_dqs_out2_delay(write_group, delay);
- scc_mgr_load_dqs_io();
-
- scc_mgr_set_oct_out2_delay(write_group, delay);
- scc_mgr_load_dqs_for_write_group(write_group);
-}
-
//USER set delay on both DQS and OCT out1 by incrementally changing
//USER the settings one dtap at a time towards the target value, to avoid
//USER breaking the lock of the DLL/PLL on the memory device.
@@ -1084,31 +992,6 @@ static void
scc_mgr_set_group_dqs_io_and_oct_out1_gradual(uint32_t write_group,
}
}
-//USER set delay on both DQS and OCT out2 by incrementally changing
-//USER the settings one dtap at a time towards the target value, to avoid
-//USER breaking the lock of the DLL/PLL on the memory device.
-static void scc_mgr_set_group_dqs_io_and_oct_out2_gradual(uint32_t
write_group, uint32_t delay)
-{
- uint32_t d = READ_SCC_DQS_IO_OUT2_DELAY();
-
- while (d > delay) {
- --d;
- scc_mgr_apply_group_dqs_io_and_oct_out2(write_group, d);
- IOWR_32DIRECT(SCC_MGR_UPD, 0, 0);
- if (QDRII) {
- rw_mgr_mem_dll_lock_wait();
- }
- }
- while (d < delay) {
- ++d;
- scc_mgr_apply_group_dqs_io_and_oct_out2(write_group, d);
- IOWR_32DIRECT(SCC_MGR_UPD, 0, 0);
- if (QDRII) {
- rw_mgr_mem_dll_lock_wait();
- }
- }
-}
-
//USER apply a delay to the entire output side: DQ, DM, DQS, OCT
static void scc_mgr_apply_group_all_out_delay(uint32_t write_group, uint32_t
group_bgn,
@@ -1761,13 +1644,12 @@ static uint32_t rw_mgr_mem_calibrate_read_test(uint32_t
rank_bgn, uint32_t group
t_btfld tmp_bit_chk;
uint32_t rank_end =
all_ranks ? RW_MGR_MEM_NUMBER_OF_RANKS : (rank_bgn +
NUM_RANKS_PER_SHADOW_REG);
+ uint32_t quick_read_mode = (((STATIC_CALIB_STEPS) &
CALIB_SKIP_DELAY_SWEEPS)
+ && ENABLE_SUPER_QUICK_CALIBRATION) ||
BFM_MODE;
*bit_chk = param->read_correct_mask;
correct_mask_vg = param->read_correct_mask_vg;
- uint32_t quick_read_mode = (((STATIC_CALIB_STEPS) &
CALIB_SKIP_DELAY_SWEEPS)
- && ENABLE_SUPER_QUICK_CALIBRATION) ||
BFM_MODE;
-
for (r = rank_bgn; r < rank_end; r++) {
if (param->skip_ranks[r]) {
//USER request to skip the rank
@@ -3138,22 +3020,7 @@ static uint32_t
rw_mgr_mem_calibrate_vfifo_center(uint32_t rank_bgn, uint32_t wr
gbl->fom_in +=
(dq_margin +
dqs_margin) / (RW_MGR_MEM_IF_READ_DQS_WIDTH /
RW_MGR_MEM_IF_WRITE_DQS_WIDTH);
- TCLRPT_SET(debug_summary_report->fom_in,
- debug_summary_report->fom_in + (dq_margin +
- dqs_margin) /
- (RW_MGR_MEM_IF_READ_DQS_WIDTH /
RW_MGR_MEM_IF_WRITE_DQS_WIDTH));
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][write_group].
- fom_in,
-
debug_cal_report->cal_status_per_group[curr_shadow_reg][write_group].
- fom_in + (dq_margin +
- dqs_margin) /
(RW_MGR_MEM_IF_READ_DQS_WIDTH /
-
RW_MGR_MEM_IF_WRITE_DQS_WIDTH));
- }
-
-
TCLRPT_SET(debug_cal_report->cal_dqs_in_margins[curr_shadow_reg][read_group].dqs_margin,
- dqs_margin);
-
TCLRPT_SET(debug_cal_report->cal_dqs_in_margins[curr_shadow_reg][read_group].dq_margin,
- dq_margin);
+ }
DPRINT(2, "vfifo_center: dq_margin=%ld dqs_margin=%ld", dq_margin,
dqs_margin);
@@ -3564,7 +3431,6 @@ static uint32_t rw_mgr_mem_calibrate_lfifo(void)
{
uint32_t found_one;
t_btfld bit_chk;
- uint32_t g;
TRACE_FUNC();
BFM_STAGE("lfifo");
@@ -3612,13 +3478,6 @@ static uint32_t rw_mgr_mem_calibrate_lfifo(void)
} else {
set_failing_group_stage(0xff, CAL_STAGE_LFIFO,
CAL_SUBSTAGE_READ_LATENCY);
- for (g = 0; g < RW_MGR_MEM_IF_WRITE_DQS_WIDTH; g++) {
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][g].
- error_stage, CAL_STAGE_LFIFO);
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][g].
- error_sub_stage, CAL_SUBSTAGE_READ_LATENCY);
- }
-
DPRINT(2, "lfifo: failed at initial read_lat=%lu",
gbl->curr_read_lat);
return 0;
@@ -4206,6 +4065,11 @@ static uint32_t
rw_mgr_mem_calibrate_writes_center(uint32_t rank_bgn, uint32_t w
int32_t new_dqs, start_dqs, shift_dq;
int32_t dq_margin, dqs_margin, dm_margin;
uint32_t stop;
+ int32_t bgn_curr = IO_IO_OUT1_DELAY_MAX + 1;
+ int32_t end_curr = IO_IO_OUT1_DELAY_MAX + 1;
+ int32_t bgn_best = IO_IO_OUT1_DELAY_MAX + 1;
+ int32_t end_best = IO_IO_OUT1_DELAY_MAX + 1;
+ int32_t win_best = 0;
TRACE_FUNC("%lu %lu", write_group, test_bgn);
BFM_STAGE("writes_center");
@@ -4452,12 +4316,6 @@ static uint32_t
rw_mgr_mem_calibrate_writes_center(uint32_t rank_bgn, uint32_t w
//USER use (IO_IO_OUT1_DELAY_MAX + 1) as an illegal value
left_edge[0] = IO_IO_OUT1_DELAY_MAX + 1;
right_edge[0] = IO_IO_OUT1_DELAY_MAX + 1;
- int32_t bgn_curr = IO_IO_OUT1_DELAY_MAX + 1;
- int32_t end_curr = IO_IO_OUT1_DELAY_MAX + 1;
- int32_t bgn_best = IO_IO_OUT1_DELAY_MAX + 1;
- int32_t end_best = IO_IO_OUT1_DELAY_MAX + 1;
- int32_t win_best = 0;
-
//USER Search for the/part of the window with DM shift
for (d = IO_IO_OUT1_DELAY_MAX; d >= 0; d -= DELTA_D) {
scc_mgr_apply_group_dm_out1_delay(write_group, d);
@@ -4564,29 +4422,9 @@ static uint32_t
rw_mgr_mem_calibrate_writes_center(uint32_t rank_bgn, uint32_t w
DPRINT(2, "dm_calib: left=%ld right=%ld mid=%ld dm_margin=%ld",
left_edge[0], right_edge[0], mid, dm_margin);
- // Store observed DM margins
- for (i = 0; i < RW_MGR_NUM_TRUE_DM_PER_WRITE_GROUP; i++) {
-
TCLRPT_SET(debug_cal_report->cal_dm_margins[curr_shadow_reg][write_group][i].
- left_edge, left_edge[i]);
-
TCLRPT_SET(debug_cal_report->cal_dm_margins[curr_shadow_reg][write_group][i].
- right_edge, right_edge[i]);
- }
-
//USER Export values
gbl->fom_out += dq_margin + dqs_margin;
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_margins[curr_shadow_reg][write_group].dqs_margin,
- dqs_margin);
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_margins[curr_shadow_reg][write_group].dq_margin,
- dq_margin);
-
-
TCLRPT_SET(debug_cal_report->cal_dqs_out_margins[curr_shadow_reg][write_group].dm_margin,
- dm_margin);
- TCLRPT_SET(debug_summary_report->fom_out,
- debug_summary_report->fom_out + (dq_margin + dqs_margin));
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][write_group].fom_out,
- (dq_margin + dqs_margin));
-
DPRINT(2, "write_center: dq_margin=%ld dqs_margin=%ld dm_margin=%ld",
dq_margin, dqs_margin,
dm_margin);
@@ -4690,10 +4528,6 @@ static uint32_t
rw_mgr_mem_calibrate_writes_center(uint32_t rank_bgn, uint32_t w
mid = (dq_margin + dqs_margin + 1) / 2;
gbl->fom_out += dq_margin + dqs_margin;
- TCLRPT_SET(debug_summary_report->fom_out,
- debug_summary_report->fom_out + (dq_margin + dqs_margin));
-
TCLRPT_SET(debug_cal_report->cal_status_per_group[curr_shadow_reg][grp].fom_out,
- (dq_margin + dqs_margin));
scc_mgr_load_dqs_io();
scc_mgr_load_dqs_for_write_group(write_group);
@@ -4809,38 +4643,6 @@ static uint32_t rw_mgr_mem_calibrate_writes(uint32_t
rank_bgn, uint32_t g, uint3
return 1;
}
-// helpful for creating eye diagrams
-// TODO: This is for the TCL DBG... but obviously it serves no purpose...
-// Decide what to do with it!
-
-static void rw_mgr_mem_calibrate_eye_diag_aid(void)
-{
- // no longer exists
-}
-
-// TODO: This needs to be update to properly handle the number of failures
-// Right now it only checks if the write test was successful or not
-static uint32_t rw_mgr_mem_calibrate_full_test(uint32_t min_correct, t_btfld *
bit_chk,
- uint32_t test_dm)
-{
- uint32_t g;
- uint32_t success = 0;
- uint32_t run_groups = ~param->skip_groups;
-
- TRACE_FUNC("%lu %lu", min_correct, test_dm);
-
- for (g = 0; g < RW_MGR_MEM_IF_READ_DQS_WIDTH; g++) {
- if (run_groups & ((1 << RW_MGR_NUM_DQS_PER_WRITE_GROUP) - 1)) {
- success =
- rw_mgr_mem_calibrate_write_test_all_ranks(g,
test_dm, PASS_ALL_BITS,
- bit_chk);
- }
- run_groups = run_groups >> RW_MGR_NUM_DQS_PER_WRITE_GROUP;
- }
-
- return success;
-}
-
//USER precharge all banks and activate row 0 in bank "000..." and bank
"111..."
static void mem_precharge_and_activate(void)
{
@@ -5277,6 +5079,7 @@ static uint32_t run_mem_calibrate(void)
{
uint32_t pass;
uint32_t debug_info;
+ uint32_t ctrlcfg = IORD_32DIRECT(CTRL_CONFIG_REG, 0);
// Initialize the debug status to show that calibration has started.
// This should occur before anything else
@@ -5287,7 +5090,6 @@ static uint32_t run_mem_calibrate(void)
BFM_STAGE("calibrate");
//stop tracking manger
- uint32_t ctrlcfg = IORD_32DIRECT(CTRL_CONFIG_REG, 0);
IOWR_32DIRECT(CTRL_CONFIG_REG, 0, ctrlcfg & 0xFFBFFFFF);
@@ -5505,23 +5307,6 @@ static void initialize_tracking(void)
IOWR_32DIRECT(REG_FILE_TRK_RFSH, 0, concatenated_refresh);
}
-static void user_init_cal_req(void)
-{
- uint32_t scc_afi_reg;
-
- scc_afi_reg = IORD_32DIRECT(SCC_MGR_AFI_CAL_INIT, 0);
-
- if (scc_afi_reg == 1) { // 1 is initialization request
- initialize();
- rw_mgr_mem_initialize();
- rw_mgr_mem_handoff();
- IOWR_32DIRECT(PHY_MGR_MUX_SEL, 0, 0);
- IOWR_32DIRECT(PHY_MGR_CAL_STATUS, 0, PHY_MGR_CAL_SUCCESS);
- } else if (scc_afi_reg == 2) {
- run_mem_calibrate();
- }
-}
-
static int socfpga_mem_calibration(void)
{
param_t my_param;
diff --git a/arch/arm/mach-socfpga/include/mach/sequencer.h
b/arch/arm/mach-socfpga/include/mach/sequencer.h
index 8676b4efdd6b..1671849d6dca 100644
--- a/arch/arm/mach-socfpga/include/mach/sequencer.h
+++ b/arch/arm/mach-socfpga/include/mach/sequencer.h
@@ -422,12 +422,7 @@ static gbl_t *gbl;
static param_t *param;
// External functions
-static uint32_t rw_mgr_mem_calibrate_full_test(uint32_t min_correct, t_btfld *
bit_chk,
- uint32_t test_dm);
static uint32_t run_mem_calibrate(void);
-static void rw_mgr_mem_calibrate_eye_diag_aid(void);
-static void rw_mgr_load_mrs_calib(void);
-static void rw_mgr_load_mrs_exec(void);
static void rw_mgr_mem_initialize(void);
static void rw_mgr_mem_dll_lock_wait(void);
static inline void scc_mgr_set_dq_in_delay(uint32_t write_group, uint32_t
dq_in_group,
@@ -440,14 +435,11 @@ static inline void scc_mgr_load_dq(uint32_t dq_in_group);
static inline void scc_mgr_set_dqs_bus_in_delay(uint32_t read_group, uint32_t
delay);
static inline void scc_mgr_load_dqs(uint32_t dqs);
static void scc_mgr_set_group_dqs_io_and_oct_out1_gradual(uint32_t
write_group, uint32_t delay);
-static void scc_mgr_set_group_dqs_io_and_oct_out2_gradual(uint32_t
write_group, uint32_t delay);
static void scc_mgr_set_dqs_en_delay_all_ranks(uint32_t read_group, uint32_t
delay);
static void scc_mgr_set_dqs_en_phase_all_ranks(uint32_t read_group, uint32_t
phase);
static void scc_mgr_set_dqdqs_output_phase_all_ranks(uint32_t write_group,
uint32_t phase);
static inline void scc_mgr_set_dm_out1_delay(uint32_t write_group, uint32_t
dm, uint32_t delay);
static inline void scc_mgr_set_dm_out2_delay(uint32_t write_group, uint32_t
dm, uint32_t delay);
static inline void scc_mgr_load_dm(uint32_t dm);
-static void rw_mgr_incr_vfifo_auto(uint32_t grp);
-static void rw_mgr_decr_vfifo_auto(uint32_t grp);
-static int sdram_calibration(void);
+int sdram_calibration(void);
#endif
--
2.1.4
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
