So an addendum to the entire preceding discussion. I had imagined STREF/LDREF as the inlined pseudo-instructions, but I now think (provisionally) that's wrong. I now think we want barrier pseudo-instructions rather than load/store pseudo-instructions. A single barrier can cover lots of loads and stores.
While DBT can do liveness tracing on this kind of thing, it's better to express it up front, I should think.
_______________________________________________ bitc-dev mailing list [email protected] http://www.coyotos.org/mailman/listinfo/bitc-dev
