Pavel Pisa commented on a discussion on bsps/arm/tms570/start/bspstarthooks-hwinit.c: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1187#note_155122 > * The CPU RAM is a single-port memory. The actual "RAM Group" for all > on-chip SRAMs is defined in the > * device datasheet. > */ > +#if 0 > + /* The wrapper function is complex and causes store of the register > + * and return address to the stack, but the memory content is lost > + * by checks and return fails. Calling of individual functions > + * should be safe for standard optimization levels. > + */ > tms570_pbist_run_and_check( 0x08300020U, /* ESRAM Single Port PBIST */ OK, I update this. -- View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1187#note_155122 You're receiving this email because of your account on gitlab.rtems.org. Unsubscribe from this thread: https://gitlab.rtems.org/-/sent_notifications/4-266lcxvi0wi6f73y9ke397cbn-1d/unsubscribe | Manage all notifications: https://gitlab.rtems.org/-/profile/notifications | Help: https://gitlab.rtems.org/help
_______________________________________________ bugs mailing list [email protected] http://lists.rtems.org/mailman/listinfo/bugs
