This is an automated email from the ASF dual-hosted git repository. xiaoxiang pushed a commit to branch releases/12.7 in repository https://gitbox.apache.org/repos/asf/nuttx.git
commit 6e7d90e1954cbffb69a5232ce5b626589f5023a7 Author: hujun5 <[email protected]> AuthorDate: Tue Aug 13 16:19:55 2024 +0800 arm64: remove the operation of clearing interrupts during GIC initialization To align with the implementation of ARMv7-A, remove the operation of clearing interrupts during GIC initialization to avoid losing interrupts during asynchronous startup. Signed-off-by: hujun5 <[email protected]> --- arch/arm64/src/common/arm64_gicv3.c | 4 ---- 1 file changed, 4 deletions(-) diff --git a/arch/arm64/src/common/arm64_gicv3.c b/arch/arm64/src/common/arm64_gicv3.c index aad758376c..9a6c2622e6 100644 --- a/arch/arm64/src/common/arm64_gicv3.c +++ b/arch/arm64/src/common/arm64_gicv3.c @@ -481,10 +481,6 @@ static void gicv3_cpuif_init(void) gic_wait_rwp(0); - /* Clear pending */ - - putreg32(BIT64_MASK(GIC_NUM_INTR_PER_REG), ICPENDR(base, 0)); - /* Configure all SGIs/PPIs as G1S or G1NS depending on Zephyr * is run in EL1S or EL1NS respectively. * All interrupts will be delivered as irq
