This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new 039c79717c arch/risc-v: Add ARCH_HAVE_RAMFUNCS option for ESP32-C3
039c79717c is described below
commit 039c79717c2179a2476d45b9616ae4fed4219a8f
Author: Huang Qi <[email protected]>
AuthorDate: Tue Nov 12 20:10:25 2024 +0800
arch/risc-v: Add ARCH_HAVE_RAMFUNCS option for ESP32-C3
`ARCH_HAVE_RAMFUNCS` has no actual effect on the ESP32-C3,
but ESP32-C3 has RAM functions, so select it to mark that is OK,
and then we can also suppress the RWX memory region warning.
Signed-off-by: Huang Qi <[email protected]>
---
arch/risc-v/Kconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/risc-v/Kconfig b/arch/risc-v/Kconfig
index 2105e680a5..a970b83e9c 100644
--- a/arch/risc-v/Kconfig
+++ b/arch/risc-v/Kconfig
@@ -89,6 +89,7 @@ config ARCH_CHIP_ESP32C3
select ARCH_HAVE_BOOTLOADER
select ARCH_HAVE_PERF_EVENTS
select ARCH_HAVE_DEBUG
+ select ARCH_HAVE_RAMFUNCS
---help---
Espressif ESP32-C3 (RV32IMC).
@@ -119,6 +120,7 @@ config ARCH_CHIP_ESP32C3_GENERIC
select ESPRESSIF_SOC_RTC_MEM_SUPPORTED
select ARCH_CHIP_ESPRESSIF
select ARCH_HAVE_DEBUG
+ select ARCH_HAVE_RAMFUNCS
---help---
ESP32-C3 chip with a single RISC-V IMC core, no embedded Flash
memory
