This is an automated email from the ASF dual-hosted git repository.

fdcavalcanti pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git

commit bd28635b689218eb6624a59b880be50f432bfb8c
Author: michal matias <[email protected]>
AuthorDate: Thu Sep 18 00:30:48 2025 +0200

    Documentation/platforms/risc-v/esp32c6: Add oa_tc6 defconfig info
    
    Add documentation for new oa_tc6 defconfig into esp32c6-devkitc and 
esp32c6-devkitm boards docs.
    
    Signed-off-by: michal matias <[email protected]>
---
 .../esp32c6/boards/esp32c6-devkitc/index.rst       | 26 ++++++++++++++++++++++
 .../esp32c6/boards/esp32c6-devkitm/index.rst       | 26 ++++++++++++++++++++++
 2 files changed, 52 insertions(+)

diff --git 
a/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitc/index.rst 
b/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitc/index.rst
index 38fcc81a4c3..45caf93ccef 100644
--- a/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitc/index.rst
+++ b/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitc/index.rst
@@ -342,6 +342,32 @@ nsh
 
 Basic configuration to run the NuttShell (nsh).
 
+oa_tc6
+------
+
+This configuration features the network driver for 10BASE-T1S and 10BASE-T1L 
SPI MAC-PHYs
+that follow the `OPEN Alliance 10BASE-T1x MAC-PHY Serial Interface` 
specification (OA-TC6).
+
+Among such MAC-PHYs are e.g. Microchip LAN865x, Onsemi NCV7410 (NCN26010), 
Analog Devices ADIN1110.
+See the build configuration utility (e.g. ``make menuconfig``) to find out 
which ones are currently supported.
+
+The OA-TC6 defines a 5 signal connection between the MAC-PHY and the host MCU. 
These are 4 lines for the standard SPI and 1 line for the interrupt signal from 
the MAC-PHY to the MCU.
+
+**Default pinout**
+
+============ ========== =========================================
+ESP32-C6 Pin Signal Pin Description
+============ ========== =========================================
+0            CS         SPI Chip Select
+2            MISO       SPI Master In Slave Out
+5            INT        MAC-PHY interrupt signal
+6            CLK        SPI Clock
+7            MOSI       SPI Master Out Slave In
+============ ========== =========================================
+
+The ``oa_tc6`` configuration is additionally equipped with the ``plcatool`` 
utility. This allows configuration of the Physical Layer Collision Avoidance 
(PLCA) functionality
+in 10BASE-T1S PHYs.
+
 ostest
 ------
 
diff --git 
a/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitm/index.rst 
b/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitm/index.rst
index deea9ec6f54..88f4a6438c6 100644
--- a/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitm/index.rst
+++ b/Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitm/index.rst
@@ -267,6 +267,32 @@ nsh
 
 Basic configuration to run the NuttShell (nsh).
 
+oa_tc6
+------
+
+This configuration features the network driver for 10BASE-T1S and 10BASE-T1L 
SPI MAC-PHYs
+that follow the `OPEN Alliance 10BASE-T1x MAC-PHY Serial Interface` 
specification (OA-TC6).
+
+Among such MAC-PHYs are e.g. Microchip LAN865x, Onsemi NCV7410 (NCN26010), 
Analog Devices ADIN1110.
+See the build configuration utility (e.g. ``make menuconfig``) to find out 
which ones are currently supported.
+
+The OA-TC6 defines a 5 signal connection between the MAC-PHY and the host MCU. 
These are 4 lines for the standard SPI and 1 line for the interrupt signal from 
the MAC-PHY to the MCU.
+
+**Default pinout**
+
+============ ========== =========================================
+ESP32-C6 Pin Signal Pin Description
+============ ========== =========================================
+0            CS         SPI Chip Select
+2            MISO       SPI Master In Slave Out
+5            INT        MAC-PHY interrupt signal
+6            CLK        SPI Clock
+7            MOSI       SPI Master Out Slave In
+============ ========== =========================================
+
+The ``oa_tc6`` configuration is additionally equipped with the ``plcatool`` 
utility. This allows configuration of the Physical Layer Collision Avoidance 
(PLCA) functionality
+in 10BASE-T1S PHYs.
+
 ostest
 ------
 

Reply via email to