This is an automated email from the ASF dual-hosted git repository.

simbit18 pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git

commit 11446711645bbe20e1b835dc2926fa17301b77c6
Author: raiden00pl <[email protected]>
AuthorDate: Wed Aug 19 09:35:40 2026 +0200

    arch/stm32: remove dead STM32F7/H7 GPIO IRQ code
    
    CONFIG_STM32_GPIO_IRQ has no Kconfig definition, and the guarded 
stm32_gpioirq
    functions have no declarations or implementations.
    
    Signed-off-by: raiden00pl <[email protected]>
    Assisted-by: OpenAI Codex:gpt-5
---
 arch/arm/src/stm32f7/stm32_config.h | 26 --------------------------
 arch/arm/src/stm32f7/stm32_irq.c    | 28 ----------------------------
 arch/arm/src/stm32h7/stm32_irq.c    | 28 ----------------------------
 3 files changed, 82 deletions(-)

diff --git a/arch/arm/src/stm32f7/stm32_config.h 
b/arch/arm/src/stm32f7/stm32_config.h
index c017552e64d..242f1940282 100644
--- a/arch/arm/src/stm32f7/stm32_config.h
+++ b/arch/arm/src/stm32f7/stm32_config.h
@@ -36,32 +36,6 @@
  * Pre-processor Definitions
  ****************************************************************************/
 
-/* GPIO IRQs ****************************************************************/
-
-#ifndef CONFIG_STM32_GPIO_IRQ
-#  undef CONFIG_STM32_GPIOA_IRQ
-#  undef CONFIG_STM32_GPIOB_IRQ
-#  undef CONFIG_STM32_GPIOC_IRQ
-#  undef CONFIG_STM32_GPIOD_IRQ
-#  undef CONFIG_STM32_GPIOE_IRQ
-#endif
-
-#if STM32_NPORTS < 1
-#  undef CONFIG_STM32_GPIOA_IRQ
-#endif
-#if STM32_NPORTS < 2
-#  undef CONFIG_STM32_GPIOB_IRQ
-#endif
-#if STM32_NPORTS < 3
-#  undef CONFIG_STM32_GPIOC_IRQ
-#endif
-#if STM32_NPORTS < 4
-#  undef CONFIG_STM32_GPIOD_IRQ
-#endif
-#if STM32_NPORTS < 5
-#  undef CONFIG_STM32_GPIOE_IRQ
-#endif
-
 /* UARTs ********************************************************************/
 
 /* Don't enable UARTs not supported by the chip. */
diff --git a/arch/arm/src/stm32f7/stm32_irq.c b/arch/arm/src/stm32f7/stm32_irq.c
index 5b768bb9bcd..60924b8f385 100644
--- a/arch/arm/src/stm32f7/stm32_irq.c
+++ b/arch/arm/src/stm32f7/stm32_irq.c
@@ -40,10 +40,6 @@
 #include "ram_vectors.h"
 #include "arm_internal.h"
 
-#ifdef CONFIG_STM32_GPIO_IRQ
-#  include "stm32_gpio.h"
-#endif
-
 /****************************************************************************
  * Pre-processor Definitions
  ****************************************************************************/
@@ -398,14 +394,6 @@ void up_irqinitialize(void)
   stm32_dumpnvic("initial", NR_IRQS);
 
 #ifndef CONFIG_SUPPRESS_INTERRUPTS
-  /* Initialize logic to support a second level of interrupt decoding for
-   * GPIO pins.
-   */
-
-#ifdef CONFIG_STM32_GPIO_IRQ
-  stm32_gpioirqinitialize();
-#endif
-
   /* And finally, enable interrupts */
 
   arm_color_intstack();
@@ -446,14 +434,6 @@ void up_disable_irq(int irq)
           putreg32(regval, regaddr);
         }
     }
-#ifdef CONFIG_STM32_GPIO_IRQ
-  else
-    {
-      /* Maybe it is a (derived) GPIO IRQ */
-
-      stm32_gpioirqdisable(irq);
-    }
-#endif
 
 #if 0 /* Might be useful in early bring-up */
   stm32_dumpnvic("disable", irq);
@@ -493,14 +473,6 @@ void up_enable_irq(int irq)
           putreg32(regval, regaddr);
         }
     }
-#ifdef CONFIG_STM32_GPIO_IRQ
-  else
-    {
-      /* Maybe it is a (derived) GPIO IRQ */
-
-      stm32_gpioirqenable(irq);
-    }
-#endif
 
 #if 0 /* Might be useful in early bring-up */
   stm32_dumpnvic("enable", irq);
diff --git a/arch/arm/src/stm32h7/stm32_irq.c b/arch/arm/src/stm32h7/stm32_irq.c
index 37da642357f..83793df160d 100644
--- a/arch/arm/src/stm32h7/stm32_irq.c
+++ b/arch/arm/src/stm32h7/stm32_irq.c
@@ -40,10 +40,6 @@
 #include "ram_vectors.h"
 #include "arm_internal.h"
 
-#ifdef CONFIG_STM32_GPIO_IRQ
-#  include "stm32_gpio.h"
-#endif
-
 /****************************************************************************
  * Pre-processor Definitions
  ****************************************************************************/
@@ -400,14 +396,6 @@ void up_irqinitialize(void)
   stm32_dumpnvic("initial", NR_IRQS);
 
 #ifndef CONFIG_SUPPRESS_INTERRUPTS
-  /* Initialize logic to support a second level of interrupt decoding for
-   * GPIO pins.
-   */
-
-#ifdef CONFIG_STM32_GPIO_IRQ
-  stm32_gpioirqinitialize();
-#endif
-
   /* And finally, enable interrupts */
 
   arm_color_intstack();
@@ -448,14 +436,6 @@ void up_disable_irq(int irq)
           putreg32(regval, regaddr);
         }
     }
-#ifdef CONFIG_STM32_GPIO_IRQ
-  else
-    {
-      /* Maybe it is a (derived) GPIO IRQ */
-
-      stm32_gpioirqdisable(irq);
-    }
-#endif
 
 #if 0 /* Might be useful in early bring-up */
   stm32_dumpnvic("disable", irq);
@@ -495,14 +475,6 @@ void up_enable_irq(int irq)
           putreg32(regval, regaddr);
         }
     }
-#ifdef CONFIG_STM32_GPIO_IRQ
-  else
-    {
-      /* Maybe it is a (derived) GPIO IRQ */
-
-      stm32_gpioirqenable(irq);
-    }
-#endif
 
 #if 0 /* Might be useful in early bring-up */
   stm32_dumpnvic("enable", irq);

Reply via email to