Because the enable bit was masked off, checking for 0xffffffff didn't work. This patch changes the place where the bit is masked. The other way to fix it would be to check for 0xfffffffe.
V2 doesn't seem to have the problem. Signed-off-by: Myles Watson <[EMAIL PROTECTED]> Thanks, Myles
pci_rom.diff
Description: Binary data
-- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot
