Acked-by: illdred <[email protected]>
seems to work!
$ cat flashrom-output
Calibrating delay loop... OK.
No coreboot table found.
Found chipset "VIA VT8237A", enabling flash write... OK.
Found board "VIA PC3500G", enabling flash write... Serial flash
segment 0xfffe0000-0xffffffff enabled
Serial flash segment 0x000e0000-0x000fffff enabled
Serial flash segment 0xffee0000-0xffefffff enabled
Serial flash segment 0xfff80000-0xfffeffff enabled
LPC write to serial flash enabled
serial flash pin 29
OK.
Found chip "Macronix MX25L4005" (512 KB) at physical address 0xfff80000.
No operations were specified.
$
Thank you!
previous message:
Patch attached. Might work. Ack if you've tested it. Thanks!
//Peter
-------------- next part --------------
flashrom: Add VIA PC3500G board. It has SPI flash behind ITE8716 on LPC.
Signed-off-by: Peter Stuge <peter at stuge.se>
Index: board_enable.c
===================================================================
--- board_enable.c (revision 4091)
+++ board_enable.c (working copy)
@@ -1040,6 +1040,20 @@
.enable = board_hp_dl145_g3_enable,
},
{
+ .first_vendor = 0x1106,
+ .first_device = 0x5337,
+ .first_card_vendor = 0x1458,
+ .first_card_device = 0xb003,
+ .second_vendor = 0x1106,
+ .second_device = 0x287e,
+ .second_card_vendor = 0x1106,
+ .second_card_device = 0x337e,
+ .lb_vendor = "via",
+ .lb_part = "pc3500g",
+ .name = "VIA PC3500G",
+ .enable = it87xx_probe_spi_flash,
+ },
+ {
.first_vendor = 0,
.first_device = 0,
.first_card_vendor = 0,
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
