The code was ported. Now it is what it should be.

Signed-off-by: Zheng Bao <zheng....@amd.com>

Index: src/southbridge/amd/rs780/rs780_gfx.c
===================================================================
--- src/southbridge/amd/rs780/rs780_gfx.c       (revision 5605)
+++ src/southbridge/amd/rs780/rs780_gfx.c       (working copy)
@@ -337,7 +337,7 @@
        value = nbmc_read_index(nb_dev, 0x10);
        *(GpuF0MMReg + 0x2000/4) = 0x11;
        *(GpuF0MMReg + 0x2180/4) =
((value&0xff00)>>8)|((value&0xff000000)>>8);
-       *(GpuF0MMReg + 0x2c04/4) = ((value&0xff0)<<8);
+       *(GpuF0MMReg + 0x2c04/4) = ((value&0xff00)<<8);
        *(GpuF0MMReg + 0x5428/4) =
((value&0xffff0000)+0x10000)-((value&0xffff)<<16);
        *(GpuF0MMReg + 0x2000/4) = 0x00000011;
        *(GpuF0MMReg + 0x200c/4) = 0x00000020;

Attachment: rs780_gfx_fix_typo.patch
Description: rs780_gfx_fix_typo.patch

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to