This patch moves the GLCP Delay control register calculation and cpuInit 
functions over from v3 into v4.
This fixes a bug whereby boards that use terminated DRAM and manual PLL 
configuration fail to set a correct GLCP_DELAY_CONTROL.
This also imports a v3 style msrinit_t structure into the msr.h.


Signed-off-by: Edwin Beasant <[email protected]>

---



Edwin Beasant

Attachment: coreboot-v4-lx-cpuinit-port.patch
Description: coreboot-v4-lx-cpuinit-port.patch

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to