On 20/10/10 05:57, Keith Hui wrote:
Can anyone with a Slot 1 CPU apply the attached patch, compile
inteltool, and post the output together with some information on your
CPU?
Looks good, or at least it produces lots of numbers, I wish I knew what
they meant. :)
Logs attached, /proc/cpuinfo below. Please note that the CPU MHz and
cache size are wrong, and there is a flag missing. This is from the
machine while running coreboot, they are different when running the
vendor BIOS. I can re-run the tests while running the vendor BIOS if
this would be useful.
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 7
model name : Pentium III (Katmai)
stepping : 3
cpu MHz : 334.094
cache size : 32 KB
fdiv_bug : no
hlt_bug : no
f00f_bug : no
coma_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 2
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic mtrr pge mca cmov
pse36 mmx fxsr sse up
bogomips : 668.18
clflush size : 32
cache_alignment : 32
address sizes : 36 bits physical, 32 bits virtual
power management:
--
Andrew.
Intel CPU: Processor Type: 0, Family 6, Model 7, Stepping 3
Intel Northbridge: 8086:7190 (82443BX)
Intel Southbridge: 8086:7110 (82371AB/EB/MB)
============= GPIOS =============
This southbridge has GPIOs in the PM unit.
============= RCBA ==============
Error: Dumping RCBA on this southbridge is not (yet) supported.
============= PMBASE ============
PMBASE = 0x0000 (IO)
pmbase+0x0000: 0xf7f7 (PMSTS)
pmbase+0x0002: 0x7676 (PMEN)
pmbase+0x0004: 0xe0e0 (PMCNTRL)
pmbase+0x0006: 0xf7f7 (RESERVED)
pmbase+0x0008: 0x00 (PMTMR)
pmbase+0x0009: 0xff (RESERVED)
pmbase+0x000a: 0xff (RESERVED)
pmbase+0x000b: 0xff (RESERVED)
pmbase+0x000c: 0xffff (GPSTS)
pmbase+0x000e: 0xffff (GPEN)
pmbase+0x0010: 0xf7f7f7f7 (PCNTRL)
pmbase+0x0018: 0x0000 (GLBSTS)
pmbase+0x001a: 0xffff (RESERVED)
pmbase+0x001c: 0xffffffff (DEVSTS)
pmbase+0x0020: 0x0000 (GLBEN)
pmbase+0x0022: 0xff (RESERVED)
pmbase+0x0023: 0xff (RESERVED)
pmbase+0x0024: 0x00 (RESERVED)
pmbase+0x0025: 0xf8 (RESERVED)
pmbase+0x0026: 0xff (RESERVED)
pmbase+0x0027: 0xff (RESERVED)
pmbase+0x0028: 0x00000000 (GLBCTL)
pmbase+0x002c: 0x00000000 (DEVCTL)
pmbase+0x0030: 0x00 (GPIREG 0)
pmbase+0x0031: 0xf8 (GPIREG 1)
pmbase+0x0032: 0xff (GPIREG 2)
pmbase+0x0033: 0xff (GPIREG 3)
pmbase+0x0034: 0x00 (GPOREG 0)
pmbase+0x0035: 0xf8 (GPOREG 1)
pmbase+0x0036: 0xff (GPOREG 2)
pmbase+0x0037: 0xff (GPOREG 3)
============= MCHBAR ============
This northbrigde does not have MCHBAR.
============= EPBAR =============
Error: Dumping EPBAR on this northbridge is not (yet) supported.
============= DMIBAR ============
Error: Dumping DMIBAR on this northbridge is not (yet) supported.
========= PCIEXBAR ========
Error: Dumping PCIEXBAR on this northbridge is not (yet) supported.
Error: Dumping MSRs on this CPU (0x000670) is not (yet) supported.
Intel CPU: Processor Type: 0, Family 6, Model 7, Stepping 3
Intel Northbridge: 8086:7190 (82443BX)
Intel Southbridge: 8086:7110 (82371AB/EB/MB)
============= GPIOS =============
This southbridge has GPIOs in the PM unit.
============= RCBA ==============
Error: Dumping RCBA on this southbridge is not (yet) supported.
============= PMBASE ============
PMBASE = 0x0000 (IO)
pmbase+0x0000: 0xfafa (PMSTS)
pmbase+0x0002: 0xd9d9 (PMEN)
pmbase+0x0004: 0xc7c7 (PMCNTRL)
pmbase+0x0006: 0xe6e6 (RESERVED)
pmbase+0x0008: 0x00 (PMTMR)
pmbase+0x0009: 0xff (RESERVED)
pmbase+0x000a: 0xff (RESERVED)
pmbase+0x000b: 0xff (RESERVED)
pmbase+0x000c: 0xffff (GPSTS)
pmbase+0x000e: 0xffff (GPEN)
pmbase+0x0010: 0xfafafafa (PCNTRL)
pmbase+0x0018: 0x0000 (GLBSTS)
pmbase+0x001a: 0xffff (RESERVED)
pmbase+0x001c: 0xffffffff (DEVSTS)
pmbase+0x0020: 0x0000 (GLBEN)
pmbase+0x0022: 0xff (RESERVED)
pmbase+0x0023: 0xff (RESERVED)
pmbase+0x0024: 0x00 (RESERVED)
pmbase+0x0025: 0xf8 (RESERVED)
pmbase+0x0026: 0xff (RESERVED)
pmbase+0x0027: 0xff (RESERVED)
pmbase+0x0028: 0x00000000 (GLBCTL)
pmbase+0x002c: 0x00000000 (DEVCTL)
pmbase+0x0030: 0x00 (GPIREG 0)
pmbase+0x0031: 0xf8 (GPIREG 1)
pmbase+0x0032: 0xff (GPIREG 2)
pmbase+0x0033: 0xff (GPIREG 3)
pmbase+0x0034: 0x00 (GPOREG 0)
pmbase+0x0035: 0xf8 (GPOREG 1)
pmbase+0x0036: 0xff (GPOREG 2)
pmbase+0x0037: 0xff (GPOREG 3)
============= MCHBAR ============
This northbrigde does not have MCHBAR.
============= EPBAR =============
Error: Dumping EPBAR on this northbridge is not (yet) supported.
============= DMIBAR ============
Error: Dumping DMIBAR on this northbridge is not (yet) supported.
========= PCIEXBAR ========
Error: Dumping PCIEXBAR on this northbridge is not (yet) supported.
===================== SHARED MSRs (All Cores) =====================
MSR 0x00000010 = 0x000001FB:0xE9BE89DB (IA32_TIME_STAMP_COUNTER)
MSR 0x00000017 = 0x51000000:0x00000000 (IA32_PLATFORM_ID)
MSR 0x0000001B = 0x00000000:0xFEE00900 (IA32_APIC_BASE)
MSR 0x0000002A = 0x00000000:0xC4080000 (EBL_CR_POWERON)
MSR 0x00000033 = 0x00000000:0x00000000 (TEST_CTL)
(*) MSR 0x0000003F = 0xFFFFFFFF:0xFFFFFFFF (THERM_DIODE_OFFSET)
MSR 0x0000008B = 0x0000000E:0x00000000 (IA32_BIOS_SIGN_ID)
MSR 0x000000C1 = 0x00000100:0x00000000 (PERFCTR0)
MSR 0x000000C2 = 0x00000100:0x00000000 (PERFCTR1)
MSR 0x00000119 = 0x00000000:0x0020000F (BBL_CR_CTL)
MSR 0x0000011E = 0x00000000:0x0100042A (BBL_CR_CTL3)
MSR 0x00000179 = 0x00000000:0x00000005 (IA32_MCG_CAP)
MSR 0x0000017A = 0x00000000:0x00000000 (IA32_MCG_STATUS)
(*) MSR 0x00000198 = 0xFFFFFFFF:0xFFFFFFFF (IA32_PERF_STATUS)
(*) MSR 0x00000199 = 0xFFFFFFFF:0xFFFFFFFF (IA32_PERF_CONTROL)
(*) MSR 0x0000019A = 0xFFFFFFFF:0xFFFFFFFF (IA32_CLOCK_MODULATION)
(*) MSR 0x000001A0 = 0xFFFFFFFF:0xFFFFFFFF (IA32_MISC_ENABLES)
MSR 0x000001D9 = 0x00000000:0x00000001 (IA32_DEBUGCTL)
MSR 0x00000200 = 0x00000000:0x00000006 (IA32_MTRR_PHYSBASE0)
MSR 0x00000201 = 0x0000000F:0xE0000800 (IA32_MTRR_PHYSMASK0)
MSR 0x00000202 = 0x00000000:0xF0000001 (IA32_MTRR_PHYSBASE1)
MSR 0x00000203 = 0x0000000F:0xFFC00800 (IA32_MTRR_PHYSMASK1)
MSR 0x00000204 = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE2)
MSR 0x00000205 = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK2)
MSR 0x00000206 = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE3)
MSR 0x00000207 = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK3)
MSR 0x00000208 = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE4)
MSR 0x00000209 = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK4)
MSR 0x0000020A = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE5)
MSR 0x0000020B = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK5)
MSR 0x0000020C = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE6)
MSR 0x0000020D = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK6)
MSR 0x0000020E = 0x00000000:0x00000000 (IA32_MTRR_PHYSBASE7)
MSR 0x0000020F = 0x00000000:0x00000000 (IA32_MTRR_PHYSMASK7)
MSR 0x00000250 = 0x06060606:0x06060606 (IA32_MTRR_FIX64K_00000)
MSR 0x00000258 = 0x06060606:0x06060606 (IA32_MTRR_FIX16K_80000)
MSR 0x00000259 = 0x00000000:0x00000000 (IA32_MTRR_FIX16K_A0000)
MSR 0x00000268 = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_C0000)
MSR 0x00000269 = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_C8000)
MSR 0x0000026A = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_D0000)
MSR 0x0000026B = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_D8000)
MSR 0x0000026C = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_E0000)
MSR 0x0000026D = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_E8000)
MSR 0x0000026E = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_F0000)
MSR 0x0000026F = 0x06060606:0x06060606 (IA32_MTRR_FIX4K_F8000)
MSR 0x000002FF = 0x00000000:0x00000C00 (IA32_MTRR_DEF_TYPE)
MSR 0x00000400 = 0x00000000:0xC4080000 (IA32_MC0_CTL)
MSR 0x00000401 = 0x10000000:0x00000000 (IA32_MC0_STATUS)
MSR 0x00000402 = 0x00000000:0x00000000 (IA32_MC0_ADDR)
MSR 0x0000040C = 0x00000000:0x00000000 (IA32_MC4_CTL)
MSR 0x0000040D = 0x00000000:0x00000000 (IA32_MC4_STATUS)
(*) MSR 0x0000040E = 0xFFFFFFFF:0xFFFFFFFF (IA32_MC4_ADDR)
(*) Some MSRs could not be read. The marked values are unreliable.
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
