Sven Schnelle ([email protected]) just uploaded a new patch set to gerrit, 
which you can find at http://review.coreboot.org/1167

-gerrit

commit c72827c4e4bf12392ee4a5d4b4285bb7527487a3
Author: Sven Schnelle <[email protected]>
Date:   Tue Jul 3 22:15:42 2012 +0200

    Supermicro X7DB8: add w83793
    
    Change-Id: I4e5c986ab6174b7a356d682e21732c46181af211
    Signed-off-by: Sven Schnelle <[email protected]>
---
 src/mainboard/supermicro/x7db8/Kconfig       |    1 +
 src/mainboard/supermicro/x7db8/devicetree.cb |   20 ++++++++++++++++++--
 2 files changed, 19 insertions(+), 2 deletions(-)

diff --git a/src/mainboard/supermicro/x7db8/Kconfig 
b/src/mainboard/supermicro/x7db8/Kconfig
index 48859f1..5365f85 100644
--- a/src/mainboard/supermicro/x7db8/Kconfig
+++ b/src/mainboard/supermicro/x7db8/Kconfig
@@ -11,6 +11,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
        select BOARD_ROMSIZE_KB_512
        select HAVE_MP_TABLE
        select HAVE_PIRQ_TABLE
+       select DRIVERS_I2C_W83793
 
 config MAINBOARD_DIR
        string
diff --git a/src/mainboard/supermicro/x7db8/devicetree.cb 
b/src/mainboard/supermicro/x7db8/devicetree.cb
index 7c90ba2..c28cf75 100644
--- a/src/mainboard/supermicro/x7db8/devicetree.cb
+++ b/src/mainboard/supermicro/x7db8/devicetree.cb
@@ -114,8 +114,24 @@ chip northbridge/intel/i5000
                end
                device pci 1f.1 off end # IDE
                device pci 1f.2 on end # SATA
-               device pci 1f.3 off end # SMBUS
+               device pci 1f.3 on
+                       chip drivers/i2c/w83793
+                               register "mfc" = "0x28"
+                               register "fanin" = "0x1f"
+                               register "peci_agent_conf" = "0x33"
+                               register "tcase0" = "0x5e"
+                               register "tcase1" = "0x5e"
+                               register "tcase2" = "0x5e"
+                               register "tcase3" = "0x5e"
+                               register "tr_enable" = "0x01"
+                               register "critical_temperature" = "0x7f"
+                               register "td1_fan_select" = "0x01"
+                               register "td2_fan_select" = "0x01"
+                               register "td3_fan_select" = "0x01"
+                               register "td4_fan_select" = "0x01"
 
-               end
+                               device i2c 0x2f on end
+                       end
+               end # SMBUS
        end
 end

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to