David Hendricks ([email protected]) just uploaded a new patch set to 
gerrit, which you can find at http://review.coreboot.org/2077

-gerrit

commit dcee624f226eebaa6e2f2d4391755ad6ce2d1bc5
Author: David Hendricks <[email protected]>
Date:   Thu Dec 27 13:50:32 2012 -0800

    move iRAM config variable to exynos5250 Kconfig
    
    Since these don't seem very generic and depend on the BL1, let's
    move them to the CPU-specific Kconfig.
    
    Change-Id: I33059b7db30d35a1853918a580f312e50a3499fa
    Signed-off-by: David Hendricks <[email protected]>
---
 src/cpu/samsung/Kconfig            | 26 --------------------------
 src/cpu/samsung/exynos5250/Kconfig | 20 ++++++++++++++++++++
 2 files changed, 20 insertions(+), 26 deletions(-)

diff --git a/src/cpu/samsung/Kconfig b/src/cpu/samsung/Kconfig
index 3a14ab8..4a09ca3 100644
--- a/src/cpu/samsung/Kconfig
+++ b/src/cpu/samsung/Kconfig
@@ -15,32 +15,6 @@ config SKIP_LOWLEVEL_INIT
          Certain functions (ie PLL init) and processor features may already be
          handled by masked ROM code.
 
-config IRAM_BOTTOM
-       hex
-       default 0x02020000
-
-# FIXME(dhendrix): 0x02050000 was in the u-boot sources, but the docs say the
-# iRAM range is 0x0202_0000 - 0x0207_7fff (352KB).
-#config IRAM_TOP
-#      hex
-#      default 0x02050000
-config IRAM_TOP
-       hex
-       default 0x02077fff
-
-config SYS_INIT_SP_ADDR
-       hex
-       default 0x0204F800
-
-config IRAM_STACK
-       hex
-       default SYS_INIT_SP_ADDR
-
-# FIXME(dhendrix): what should this really be?
-config XIP_ROM_SIZE
-       hex
-       default 0x20000
-
 if CPU_SAMSUNG_EXYNOS5
 source src/cpu/samsung/exynos5250/Kconfig
 endif
diff --git a/src/cpu/samsung/exynos5250/Kconfig 
b/src/cpu/samsung/exynos5250/Kconfig
index 8d4ba2d..c2d9b9f 100644
--- a/src/cpu/samsung/exynos5250/Kconfig
+++ b/src/cpu/samsung/exynos5250/Kconfig
@@ -26,3 +26,23 @@ config RAMBASE
 config RAMTOP
        hex
        default 0x40100000
+
+config IRAM_BOTTOM
+       hex
+       default 0x02020000
+
+config IRAM_TOP
+       hex
+       default 0x02077fff
+
+config SYS_INIT_SP_ADDR
+       hex
+       default 0x0204F800
+
+config IRAM_STACK
+       hex
+       default SYS_INIT_SP_ADDR
+
+config XIP_ROM_SIZE
+       hex "ROM stage (BL2) size"
+       default 0x20000

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to