Hi Jorge,

I see you have AMD platform, so things may look differently than in the
linked patch. The example FMD file that could work for you (1 RW
partition only):

FLASH@0xff800000 0x800000 {
    RW_UNUSED@0x0 0x20000
    AMDFW(PRESERVE)@0x20000 0x90000
    SI_BIOS@0xb0000 0x750000 {
        RW_SECTION_A 0x200000 {
            VBLOCK_A 0x10000
            FW_MAIN_A(CBFS)
            RW_FWID_A 0x40
        }
        CONSOLE 0x10000
        SMMSTORE(PRESERVE) 0x40000
        RW_VPD(PRESERVE) 0x4000
        WP_RO {
            FMAP@0x0 0x800
            RO_FRID 0x40
            RO_FRID_PAD 0x7c0
            RO_VPD(PRESERVE) 0x4000
            GBB 0x1e000
            COREBOOT(CBFS)
        }
    }
}

Important to select AMDFW_OUTSIDE_CBFS when using this flashmap layout.
Save the content to the board.fmd file and fill the file path in the
menuconfig: General -> fmap description file in fmd format

You may want to choose different sizes of partitions etc. This is just
an example.

Regards,
Michał

On 13.11.2019 12:35, Jorge Fernandez Monteagudo wrote:
> Hi Michal!
>
>> You need to reserve some CMOS memory for vboot context, set default
>> vboot configuration in Kconfig of your platform and prepare a flashmap
>> layout file (*.fmd) - its the simplest case. Additionally you should
>> have at least one RW slot by selecting CONFIG_VBOOT_SLOTS_RW_A.
> Could you please advise how to implement the flashmap layout file to reserve
> space for the RW partition? When coreboot rom is compile without VBOOT
> I get the next info:
>
> Name                           Offset     Type           Size   Comp
> cbfs master header             0x0        cbfs header        32 none
> fallback/romstage              0x80       stage           32260 none
> fallback/ramstage              0x7f00     stage           64238 none
> cmos_layout.bin                0x17a40    cmos_layout      1516 none
> fallback/dsdt.aml              0x18080    raw              6656 none
> (empty)                        0x19b00    null            25240 none
> apu/amdfw                      0x1fdc0    raw            560128 none
> pci1002,9874.rom               0xa8a00    optionrom       64512 none
> fallback/payload               0xb8680    simple elf    2627296 none
> (empty)                        0x339dc0   null          2908120 none
> AGESA                          0x5ffdc0   raw            690436 none
> (empty)                        0x6a8740   null          1405592 none
> bootblock                      0x7ffa00   bootblock         944 none
>
> and the default fmd map:
>
> # layout for firmware residing at top of 4GB address space
> # +-------------+ <-- 4GB - ROM_SIZE / start of flash
> # | unspecified |
> # +-------------+ <-- 4GB - BIOS_SIZE
> # | FMAP        |
> # +-------------+ <-- 4GB - BIOS_SIZE + FMAP_SIZE
> # | CBFS        |
> # +-------------+ <-- 4GB / end of flash
>
> FLASH@4286578688 0x800000 {
>         BIOS@0 8388608 {
>                 FMAP@0 0x200
>                 COREBOOT(CBFS)@512 8388096
>         }
> }
>
> Thanks!
> Jorge
> _______________________________________________
> coreboot mailing list -- coreboot@coreboot.org
> To unsubscribe send an email to coreboot-le...@coreboot.org

-- 
Michał Żygowski
Firmware Engineer
http://3mdeb.com | @3mdeb_com

_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org

Reply via email to