Hi,

Please find the latest report on new defect(s) introduced to coreboot found 
with Coverity Scan.

1 new defect(s) introduced to coreboot found with Coverity Scan.


New defect(s) Reported-by: Coverity Scan
Showing 1 of 1 defect(s)


** CID 1353302:    (OVERRUN)
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 74 in keyboard_raw_drive_column()
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 83 in keyboard_raw_drive_column()
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 71 in keyboard_raw_drive_column()
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 66 in keyboard_raw_drive_column()


________________________________________________________________________________________________________
*** CID 1353302:    (OVERRUN)
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 74 in keyboard_raw_drive_column()
68     
69                      if (out == KEYBOARD_COLUMN_ALL) {
70                              /* drive low (clear bit) */
71                              bsrr |= gpio_list[j].mask << 16;
72                      } else if (out == KEYBOARD_COLUMN_NONE) {
73                              /* put output in hi-Z state (set bit) */
>>>     CID 1353302:    (OVERRUN)
>>>     Overrunning array "gpio_list" of 41 16-byte elements at element index 
>>> 47 (byte offset 767) using index "j" (which evaluates to 47).
74                              bsrr |= gpio_list[j].mask;
75                      } else if (j - GPIO_KB_OUT00 == out) {
76                              /*
77                               * Drive specified output low, others => hi-Z.
78                               *
79                               * To avoid conflict, tri-state all outputs
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 83 in keyboard_raw_drive_column()
77                               * Drive specified output low, others => hi-Z.
78                               *
79                               * To avoid conflict, tri-state all outputs
80                               * first, then assert specified output.
81                               */
82                              keyboard_raw_drive_column(KEYBOARD_COLUMN_NONE);
>>>     CID 1353302:    (OVERRUN)
>>>     Overrunning array "gpio_list" of 41 16-byte elements at element index 
>>> 47 (byte offset 767) using index "j" (which evaluates to 47).
83                              bsrr |= gpio_list[j].mask << 16;
84                              done = 1;
85                              break;
86                      }
87              }
88     
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 71 in keyboard_raw_drive_column()
65              for (j = GPIO_KB_OUT00; j <= GPIO_KB_OUT12; j++) {
66                      if (gpio_list[j].port != kb_out_ports[i])
67                              continue;
68     
69                      if (out == KEYBOARD_COLUMN_ALL) {
70                              /* drive low (clear bit) */
>>>     CID 1353302:    (OVERRUN)
>>>     Overrunning array "gpio_list" of 41 16-byte elements at element index 
>>> 47 (byte offset 767) using index "j" (which evaluates to 47).
71                              bsrr |= gpio_list[j].mask << 16;
72                      } else if (out == KEYBOARD_COLUMN_NONE) {
73                              /* put output in hi-Z state (set bit) */
74                              bsrr |= gpio_list[j].mask;
75                      } else if (j - GPIO_KB_OUT00 == out) {
76                              /*
/3rdparty/chromeec/chip/stm32/keyboard_raw.c: 66 in keyboard_raw_drive_column()
60     
61      for (i = 0; i < ARRAY_SIZE(kb_out_ports); i++) {
62              uint32_t bsrr = 0;
63              int j;
64     
65              for (j = GPIO_KB_OUT00; j <= GPIO_KB_OUT12; j++) {
>>>     CID 1353302:    (OVERRUN)
>>>     Overrunning array "gpio_list" of 41 16-byte elements at element index 
>>> 47 (byte offset 767) using index "j" (which evaluates to 47).
66                      if (gpio_list[j].port != kb_out_ports[i])
67                              continue;
68     
69                      if (out == KEYBOARD_COLUMN_ALL) {
70                              /* drive low (clear bit) */
71                              bsrr |= gpio_list[j].mask << 16;


________________________________________________________________________________________________________
To view the defects in Coverity Scan visit, 
https://u15810271.ct.sendgrid.net/ls/click?upn=HRESupC-2F2Czv4BOaCWWCy7my0P0qcxCbhZ31OYv50yq2SfQfrHt3Prsn4qSLrYIrajINpiFX8l0vrlNSf8iCrS27qY0Cr0DkycwNUgGZJj8-3DCx87_L-2FDzr14mnrsJO5b1wX1hp9b1MAQygl7x-2B74RAaH2cn3i7-2Brzy66X154aJQFHPDraN1igbcLeyWsQl3KGhN-2B6ha2KOiafddfCvwMOFvNr5Z2SKt3Bc1pC0yT743FAl1BpChbcNJ1A2Yel-2Buy0l4T2gnIUtzEr8DYbFROrl8dYz8p850Efxc25b5y6rxTem4UorTVvnazH7-2FY5XtXU88P9o8AJSLXyI1FsIWllidISWe0-3D
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org

Reply via email to