Issue #574 has been updated by Felix Singer.

Please try compiling with https://review.coreboot.org/c/coreboot/+/85594 and 
please try https://review.coreboot.org/c/coreboot/+/85568 on a separate build.

----------------------------------------
Bug #574: Stack corruption in romstage on Intel platform (ADL-N) with recent 
builds
https://ticket.coreboot.org/issues/574#change-1994

* Author: Alicja Michalska
* Status: New
* Priority: Normal
* Category: coreboot common code
* Target version: none
* Start date: 2024-12-17
* Affected versions: master
----------------------------------------
While building from master (testing CB:85609), I've noticed CBMEM complaining 
about stack corruption.
Older build made a ~month ago did not experience the same issue. Maybe caused 
by Xeon-SP refactoring?

`[INFO ]  CBFS: Found 'fallback/romstage' @0x21d40 size 0x11c28 in mcache 
@0xfef8c28c
[DEBUG]  BS: bootblock times (exec / console): total (unknown) / 465 ms


[NOTE ]  coreboot-24.08-922-gf9b4c5a996dc-dirty Mon Dec 16 23:28:48 UTC 2024 
x86_32 romstage starting (log level: 8)...
[ERROR]  Stack corruption detected at eip: 0xffc74870
[DEBUG]  pm1_sts: 0000 pm1_en: 0000 pm1_cnt: 00001c00
[DEBUG]  gpe0_sts[0]: 00000000 gpe0_en[0]: 00000000
[DEBUG]  gpe0_sts[1]: 00000000 gpe0_en[1]: 00000000
[DEBUG]  gpe0_sts[2]: 00000000 gpe0_en[2]: 00000000
[DEBUG]  gpe0_sts[3]: 00000000 gpe0_en[3]: 00000000
[DEBUG]  TCO_STS:   0000 0000
[DEBUG]  GEN_PMCON: d8a01a78 00002200
[DEBUG]  GBLRST_CAUSE: 00000002 00000000
[DEBUG]  HPR_CAUSE0: 00000002
[DEBUG]  prev_sleep_state 0 (S0)
[INFO ]  OC Watchdog: disabling watchdog timer
[DEBUG]  Abort disabling TXT, as CPU is not TXT capable.
[SPEW ]  CBFS DEBUG: _cbfs_alloc(name='fspm.bin', alloc=0x00000000(0xfef87e98), 
force_ro=false, type=-1)
[DEBUG]  FMAP: area COREBOOT found @ c50200 (3866112 bytes)
[INFO ]  Fixed Decode Window: SPI flash base=0x600000, Host base=0xff600000, 
Size=0xa00000
[INFO ]  CBFS: Found 'fspm.bin' @0x58dc0 size 0xc0000 in mcache @0xfef8c414
[DEBUG]  FMAP: area RW_MRC_CACHE found @ c00000 (65536 bytes)
[SPEW ]  MRC cache found, size 63176 bytes
[SPEW ]  bootmode is set to: 2 (boot assuming no config change)`



-- 
You have received this notification because you have either subscribed to it, 
or are involved in it.
To change your notification preferences, please click here: 
https://ticket.coreboot.org/my/account
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org

Reply via email to