How are hardware-description languages (HDLs, e.g., 
Verilog, VHDL, AHDL) treated under the new regs?
I've seen that the DES Crack code is up now.
Has BXA actually OK'd that?  






Reply via email to