Thu Oct 23 01:07:49 PDT 2008  Simon Marlow <[EMAIL PROTECTED]>
  * Pad Capabilities and Tasks to 64 bytes
  This is just good practice to avoid placing two structures heavily
  accessed by different CPUs on the same cache line

    M ./rts/Capability.h -2 +4
    M ./rts/Task.c -1 +2

View patch online:
http://darcs.haskell.org/ghc/_darcs/patches/20081023080749-12142-88952cd476530aacf8b21f2c209a5e66f34d4340.gz

_______________________________________________
Cvs-ghc mailing list
[email protected]
http://www.haskell.org/mailman/listinfo/cvs-ghc

Reply via email to