Rakesh,
GP[29] connects to the DC_P1 connector. The DM6437 EVM Technical Reference from Spectrum Digital states the following: "User inputs can be driven via daughter card connector DC_P1 when the on board CBTs are disabled by driving control TVP5146_ENABLEn signal high on DC_P1." Are you driving that pin appropriately such that GP[29] is not in contention with the TVP5146? Also, GP[29] is associated with Bank 1, bit 29 which corresponds to DSP interrupt event 73. Did you enable either a rising edge interrupt or a falling edge interrupt within the GPIO config registers? Did you map the corresponding interrupt number (73) in the BIOS configuration? Kumar, SW4 connects to an I2C expander. You're not going to get interrupts from it. Brad ________________________________ From: [EMAIL PROTECTED] [mailto:[EMAIL PROTECTED] sp.com] On Behalf Of Kumar GVS - Shipara, Bangalore Sent: Monday, October 08, 2007 5:41 AM To: Jagota Rakesh; [email protected]; Tonald DL Subject: Similar issue with GP4 hardware interrupt (SW4-0) RE: IRQ in DM6437 Hi, Even I tried the similar method but the same issue. I was trying to configure the SW4 - 0 as the edge triggered interrupt source. On DM6437 EVM it is connected to GP4 (according to Technical Reference Manual and Schematic). From TMS320DM643x DMP General-Purpose Input/Output (GPIO)(spru988A) guide on page -14 we found that the DSP Interrupt number is 68 for GP4.We have configured the HWI_INT4 in DSP/BIOS and entered "68" in interrupt selection number field and a ISR handler function with Interrupt Mask as 'all'. But the control is never coming into the ISR???? Please help. Rgds, Kumar GVS ________________________________ From: Jagota Rakesh [mailto:[EMAIL PROTECTED] Sent: Sunday, October 07, 2007 12:34 AM To: [email protected]; Tonald DL Subject: IRQ in DM6437 Hi, I tried to configure the GPIO 29 as an interrupt signal to the DM6437 (DSP/BIOS as the OS.) But this interrupt is not getting into the ISR I have written. But the Interrupt status register is showing a pending interrupt for the GP[29]. I feel this may be an issue with configuring DSP/BIOS for the interrupt. Can anyone help me to solve out this issue. Regards, Rakesh Jagota DISCLAIMER: ------------------------------------------------------------------------ ----------------------------------------------- The contents of this e-mail and any attachment(s) are confidential and intended for the named recipient(s) only. It shall not attach any liability on the originator or HCL or its affiliates. Any views or opinions presented in this email are solely those of the author and may not necessarily reflect the opinions of HCL or its affiliates. Any form of reproduction, dissemination, copying, disclosure, modification, distribution and / or publication of this message without the prior written consent of the author of this e-mail is strictly prohibited. If you have received this email in error please delete it and notify the sender immediately. Before opening any mail and attachments please check them for viruses and defect. ------------------------------------------------------------------------ -----------------------------------------------
_______________________________________________ Davinci-linux-open-source mailing list [email protected] http://linux.davincidsp.com/mailman/listinfo/davinci-linux-open-source
