> -----Original Message-----
> From: Zhang, RobinX <robinx.zh...@intel.com>
> Sent: Saturday, October 9, 2021 9:40 AM
> To: dev@dpdk.org
> Cc: Xing, Beilei <beilei.x...@intel.com>; Zhang, Qi Z <qi.z.zh...@intel.com>;
> Zhang, Helin <helin.zh...@intel.com>; Wu, Jingjing <jingjing...@intel.com>;
> remy.hor...@intel.com; jijiang....@intel.com; jing.d.c...@intel.com; Liang,
> Cunming <cunming.li...@intel.com>; Lu, Wenzhuo <wenzhuo...@intel.com>;
> Guo, Junfeng <junfeng....@intel.com>; Yang, SteveX
> <stevex.y...@intel.com>; Zhang, RobinX <robinx.zh...@intel.com>; Björn
> Töpel <bjorn.to...@intel.com>
> Subject: [PATCH v6 14/17] net/i40e/base: separate kernel allocated Rx bi rings

The title is still misleading 

Changed to 

" add raw format for 32 bytes Rx description"

> 
> Continuing the path to support MEM_TYPE_XSK_BUFF_POOL, the AF_XDP
> zero-copy/sk_buff rx_bi rings are now separate. Functions to properly allocate
> the different rings are added as well.
> 
> The purpose of this commit is sync with latest share code.

Changed to

"Add raw format for i40e_32byte_rx_desc, right now this only be used
by kernel driver, the commit is just to sync with kernel driver"

> 
> Signed-off-by: Björn Töpel <bjorn.to...@intel.com>
> Signed-off-by: Robin Zhang <robinx.zh...@intel.com>
> ---
>  drivers/net/i40e/base/i40e_type.h | 5 ++++-
>  1 file changed, 4 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/net/i40e/base/i40e_type.h
> b/drivers/net/i40e/base/i40e_type.h
> index 49e05d89fa..813c1ec00f 100644
> --- a/drivers/net/i40e/base/i40e_type.h
> +++ b/drivers/net/i40e/base/i40e_type.h
> @@ -817,7 +817,7 @@ union i40e_32byte_rx_desc {
>               __le64  rsvd2;
>       } read;
>       struct {
> -             struct {
> +             struct i40e_32b_rx_wb_qw0 {
>                       struct {
>                               union {
>                                       __le16 mirroring_status;
> @@ -855,6 +855,9 @@ union i40e_32byte_rx_desc {
>                       } hi_dword;
>               } qword3;
>       } wb;  /* writeback */
> +     struct {
> +             u64 qword[4];
> +     } raw;
>  };
> 
>  #define I40E_RXD_QW0_MIRROR_STATUS_SHIFT     8
> --
> 2.25.1

Reply via email to