Hello, The translation table setting code has _ARM_Data_synchronization_barrier() before and after invalidating the instruction and data TLB entry, this ensures synchronization of instructions for the TLB invalidation in case of multiple cores. My question is, do we have to explicitly disable interrupts too while modifying the translation table entries? The ARM reference manual is not very clear on this topic.
_______________________________________________ devel mailing list devel@rtems.org http://lists.rtems.org/mailman/listinfo/devel
