From: Bernd Moessner <berndmoessne...@gmail.com>
---
defs/bsps/aarch64/xilinx_zynqmp_base.json | 3 +-
.../src/arm/ARMv8/64bit/xil_cache.h | 75 ----
.../standalone/src/arm/common/xil_exception.h | 408 ------------------
rtemslwip/xilinx/xil_printf.h | 33 --
rtemslwip/xilinx/xil_smc.h | 1 -
5 files changed, 1 insertion(+), 519 deletions(-)
delete mode 100644
embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit/xil_cache.h
delete mode 100644 embeddedsw/lib/bsp/standalone/src/arm/common/xil_exception.h
delete mode 100644 rtemslwip/xilinx/xil_printf.h
delete mode 100644 rtemslwip/xilinx/xil_smc.h
diff --git a/defs/bsps/aarch64/xilinx_zynqmp_base.json
b/defs/bsps/aarch64/xilinx_zynqmp_base.json
index 3e47434..600415d 100644
--- a/defs/bsps/aarch64/xilinx_zynqmp_base.json
+++ b/defs/bsps/aarch64/xilinx_zynqmp_base.json
@@ -6,8 +6,7 @@
"embeddedsw/XilinxProcessorIPLib/drivers/emacps/src",
"rtemslwip/xilinx",
"rtemslwip/zynqmp",
- "embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit",
- "embeddedsw/lib/bsp/standalone/src/arm/common"
+ "embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit"
],
"source-files-to-import": [
"rtemslwip/zynqmp/xemacps_g.c",
diff --git a/embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit/xil_cache.h
b/embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit/xil_cache.h
deleted file mode 100644
index b878d05..0000000
--- a/embeddedsw/lib/bsp/standalone/src/arm/ARMv8/64bit/xil_cache.h
+++ /dev/null
@@ -1,75 +0,0 @@
-/******************************************************************************
-* Copyright (c) 2014 - 2021 Xilinx, Inc. All rights reserved.
-* SPDX-License-Identifier: MIT
-******************************************************************************/
-
-/*****************************************************************************/
-/**
-*
-* @file xil_cache.h
-*
-* @addtogroup a53_64_cache_apis Cortex A53 64bit Processor Cache Functions
-*
-* Cache functions provide access to cache related operations such as flush
-* and invalidate for instruction and data caches. It gives option to perform
-* the cache operations on a single cacheline, a range of memory and an entire
-* cache.
-*
-* @{
-*
-* <pre>
-* MODIFICATION HISTORY:
-*
-* Ver Who Date Changes
-* ----- ---- -------- -----------------------------------------------
-* 5.00 pkp 05/29/14 First release
-* </pre>
-*
-******************************************************************************/
-#ifndef XIL_CACHE_H
-#define XIL_CACHE_H
-
-#include "xil_types.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- *@cond nocomments
- */
-
-/************************** Constant Definitions *****************************/
-#define L1_DATA_PREFETCH_CONTROL_MASK 0xE000
-#define L1_DATA_PREFETCH_CONTROL_SHIFT 13
-
-/**
- *@endcond
- */
-
-/***************** Macros (Inline Functions) Definitions *********************/
-#define Xil_DCacheFlushRange Xil_DCacheInvalidateRange
-
-/************************** Function Prototypes ******************************/
-void Xil_DCacheEnable(void);
-void Xil_DCacheDisable(void);
-void Xil_DCacheInvalidate(void);
-void Xil_DCacheInvalidateRange(INTPTR adr, INTPTR len);
-void Xil_DCacheInvalidateLine(INTPTR adr);
-void Xil_DCacheFlush(void);
-void Xil_DCacheFlushLine(INTPTR adr);
-
-void Xil_ICacheEnable(void);
-void Xil_ICacheDisable(void);
-void Xil_ICacheInvalidate(void);
-void Xil_ICacheInvalidateRange(INTPTR adr, INTPTR len);
-void Xil_ICacheInvalidateLine(INTPTR adr);
-void Xil_ConfigureL1Prefetch(u8 num);
-#ifdef __cplusplus
-}
-#endif
-
-#endif
-/**
-* @} End of "addtogroup a53_64_cache_apis".
-*/
diff --git a/embeddedsw/lib/bsp/standalone/src/arm/common/xil_exception.h
b/embeddedsw/lib/bsp/standalone/src/arm/common/xil_exception.h
deleted file mode 100644
index 144d842..0000000
--- a/embeddedsw/lib/bsp/standalone/src/arm/common/xil_exception.h
+++ /dev/null
@@ -1,408 +0,0 @@
-/******************************************************************************
-* Copyright (c) 2015 - 2022 Xilinx, Inc. All rights reserved.
-* SPDX-License-Identifier: MIT
-******************************************************************************/
-
-/*****************************************************************************/
-/**
-*
-* @file xil_exception.h
-*
-* This header file contains ARM Cortex A53,A9,R5 specific exception related
APIs.
-* For exception related functions that can be used across all Xilinx supported
-* processors, please use xil_exception.h.
-*
-* @addtogroup arm_exception_apis ARM Processor Exception Handling
-* @{
-* ARM processors specific exception related APIs for cortex A53,A9 and R5 can
-* utilized for enabling/disabling IRQ, registering/removing handler for
-* exceptions or initializing exception vector table with null handler.
-*
-* <pre>
-* MODIFICATION HISTORY:
-*
-* Ver Who Date Changes
-* ----- -------- -------- -----------------------------------------------
-* 5.2 pkp 28/05/15 First release
-* 6.0 mus 27/07/16 Consolidated file for a53,a9 and r5 processors
-* 6.7 mna 26/04/18 Add API Xil_GetExceptionRegisterHandler.
-* 6.7 asa 18/05/18 Update signature of API
Xil_GetExceptionRegisterHandler.
-* 7.0 mus 01/03/19 Tweak Xil_ExceptionEnableMask and
-* Xil_ExceptionDisableMask macros to support legacy
-* examples for Cortexa72 EL3 exception level.
-* 7.3 mus 04/15/20 Added Xil_EnableNestedInterrupts and
-* Xil_DisableNestedInterrupts macros for ARMv8.
-* For Cortexa72, these macro's would not be supported
-* at EL3, as Cortexa72 is using GIC-500(GICv3), which
-* triggeres only FIQ at EL3. Fix for CR#1062506
-* 7.6 mus 09/17/21 Updated flag checking to fix warning reported with
-* -Wundef compiler option CR#1110261
-* 7.7 mus 01/31/22 Few of the #defines in xil_exception.h in are treated
-* in different way based on "versal" flag. In existing
-* flow, this flag is defined only in xparameters.h and
-* BSP compiler flags, it is not defined in application
-* compiler flags. So, including xil_exception.h in
-* application source file, without including
-* xparameters.h results in incorrect behavior.
-* Including xparameters.h in xil_exception.h to avoid
-* such issues. It fixes CR#1120498.
-* 7.7 sk 03/02/22 Define XExc_VectorTableEntry structure to fix
-* misra_c_2012_rule_5_6 violation.
-* 7.7 sk 03/02/22 Add XExc_VectorTable as extern to fix misra_c_2012_
-* rule_8_4 violation.
-* </pre>
-*
-******************************************************************************/
-
-/**
- *@cond nocomments
- */
-
-#ifndef XIL_EXCEPTION_H /* prevent circular inclusions */
-#define XIL_EXCEPTION_H /* by using protection macros */
-
-/***************************** Include Files ********************************/
-
-#include "xil_types.h"
-#include "xpseudo_asm.h"
-#include "bspconfig.h"
-#include "xparameters.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/************************** Constant Definitions ****************************/
-
-#define XIL_EXCEPTION_FIQ XREG_CPSR_FIQ_ENABLE
-#define XIL_EXCEPTION_IRQ XREG_CPSR_IRQ_ENABLE
-#define XIL_EXCEPTION_ALL (XREG_CPSR_FIQ_ENABLE | XREG_CPSR_IRQ_ENABLE)
-
-#define XIL_EXCEPTION_ID_FIRST 0U
-#if defined (__aarch64__)
-#define XIL_EXCEPTION_ID_SYNC_INT 1U
-#define XIL_EXCEPTION_ID_IRQ_INT 2U
-#define XIL_EXCEPTION_ID_FIQ_INT 3U
-#define XIL_EXCEPTION_ID_SERROR_ABORT_INT 4U
-#define XIL_EXCEPTION_ID_LAST 5U
-#else
-#define XIL_EXCEPTION_ID_RESET 0U
-#define XIL_EXCEPTION_ID_UNDEFINED_INT 1U
-#define XIL_EXCEPTION_ID_SWI_INT 2U
-#define XIL_EXCEPTION_ID_PREFETCH_ABORT_INT 3U
-#define XIL_EXCEPTION_ID_DATA_ABORT_INT 4U
-#define XIL_EXCEPTION_ID_IRQ_INT 5U
-#define XIL_EXCEPTION_ID_FIQ_INT 6U
-#define XIL_EXCEPTION_ID_LAST 6U
-#endif
-
-/*
- * XIL_EXCEPTION_ID_INT is defined for all Xilinx processors.
- */
-#if defined (versal) && !defined(ARMR5) && EL3
-#define XIL_EXCEPTION_ID_INT XIL_EXCEPTION_ID_FIQ_INT
-#else
-#define XIL_EXCEPTION_ID_INT XIL_EXCEPTION_ID_IRQ_INT
-#endif
-
-/**************************** Type Definitions ******************************/
-
-/**
- * This typedef is the exception handler function.
- */
-typedef void (*Xil_ExceptionHandler)(void *data);
-typedef void (*Xil_InterruptHandler)(void *data);
-
-typedef struct {
- Xil_ExceptionHandler Handler;
- void *Data;
-} XExc_VectorTableEntry;
-
-extern XExc_VectorTableEntry XExc_VectorTable[];
-
-/**
-*@endcond
-*/
-
-/***************** Macros (Inline Functions) Definitions ********************/
-
-/****************************************************************************/
-/**
-* @brief Enable Exceptions.
-*
-* @param Mask: Value for enabling the exceptions.
-*
-* @return None.
-*
-* @note If bit is 0, exception is enabled.
-* C-Style signature: void Xil_ExceptionEnableMask(Mask)
-*
-******************************************************************************/
-#if defined (versal) && !defined(ARMR5) && EL3
-/*
- * Cortexa72 processor in versal is coupled with GIC-500, and GIC-500 supports
- * only FIQ at EL3. Hence, tweaking this macro to always enable FIQ
- * ignoring argument passed by user.
- */
-#define Xil_ExceptionEnableMask(Mask) \
- mtcpsr(mfcpsr() & ~ ((XIL_EXCEPTION_FIQ) & XIL_EXCEPTION_ALL))
-#elif defined (__GNUC__) || defined (__ICCARM__)
-#define Xil_ExceptionEnableMask(Mask) \
- mtcpsr(mfcpsr() & ~ ((Mask) & XIL_EXCEPTION_ALL))
-#else
-#define Xil_ExceptionEnableMask(Mask) \
- {
\
- register u32 Reg __asm("cpsr"); \
- mtcpsr((Reg) & (~((Mask) & XIL_EXCEPTION_ALL))); \
- }
-#endif
-/****************************************************************************/
-/**
-* @brief Enable the IRQ exception.
-*
-* @return None.
-*
-* @note None.
-*
-******************************************************************************/
-#if defined (versal) && !defined(ARMR5) && EL3
-#define Xil_ExceptionEnable() \
- Xil_ExceptionEnableMask(XIL_EXCEPTION_FIQ)
-#else
-#define Xil_ExceptionEnable() \
- Xil_ExceptionEnableMask(XIL_EXCEPTION_IRQ)
-#endif
-
-/****************************************************************************/
-/**
-* @brief Disable Exceptions.
-*
-* @param Mask: Value for disabling the exceptions.
-*
-* @return None.
-*
-* @note If bit is 1, exception is disabled.
-* C-Style signature: Xil_ExceptionDisableMask(Mask)
-*
-******************************************************************************/
-#if defined (versal) && !defined(ARMR5) && EL3
-/*
- * Cortexa72 processor in versal is coupled with GIC-500, and GIC-500 supports
- * only FIQ at EL3. Hence, tweaking this macro to always disable FIQ
- * ignoring argument passed by user.
- */
-#define Xil_ExceptionDisableMask(Mask) \
- mtcpsr(mfcpsr() | ((XIL_EXCEPTION_FIQ) & XIL_EXCEPTION_ALL))
-#elif defined (__GNUC__) || defined (__ICCARM__)
-#define Xil_ExceptionDisableMask(Mask) \
- mtcpsr(mfcpsr() | ((Mask) & XIL_EXCEPTION_ALL))
-#else
-#define Xil_ExceptionDisableMask(Mask) \
- {
\
- register u32 Reg __asm("cpsr"); \
- mtcpsr((Reg) | ((Mask) & XIL_EXCEPTION_ALL)); \
- }
-#endif
-/****************************************************************************/
-/**
-* Disable the IRQ exception.
-*
-* @return None.
-*
-* @note None.
-*
-******************************************************************************/
-#define Xil_ExceptionDisable() \
- Xil_ExceptionDisableMask(XIL_EXCEPTION_IRQ)
-
-#if ( defined (PLATFORM_ZYNQMP) && defined (EL3) && (EL3==1) )
-/****************************************************************************/
-/**
-* @brief Enable nested interrupts by clearing the I bit in DAIF.This
-* macro is defined for Cortex-A53 64 bit mode BSP
configured to run
-* at EL3.. However,it is not defined for Versal
Cortex-A72 BSP
-* configured to run at EL3. Reason is, Cortex-A72 is
coupled
-* with GIC-500(GICv3 specifications) and it triggers only
FIQ at EL3.
-*
-* @return None.
-*
-* @note This macro is supposed to be used from interrupt handlers. In the
-* interrupt handler the interrupts are disabled by
default (I bit
-* is set as 1). To allow nesting of interrupts, this
macro should be
-* used. It clears the I bit. Once that bit is cleared and
provided the
-* preemption of interrupt conditions are met in the GIC,
nesting of
-* interrupts will start happening.
-* Caution: This macro must be used with caution. Before
calling this
-* macro, the user must ensure that the source of the
current IRQ
-* is appropriately cleared. Otherwise, as soon as we
clear the I
-* bit, there can be an infinite loop of interrupts with an
-* eventual crash (all the stack space getting consumed).
-******************************************************************************/
-#define Xil_EnableNestedInterrupts() \
- __asm__ __volatile__ ("mrs X1, ELR_EL3"); \
- __asm__ __volatile__ ("mrs X2, SPSR_EL3"); \
- __asm__ __volatile__ ("stp X1,X2, [sp,#-0x10]!"); \
- __asm__ __volatile__ ("mrs X1, DAIF"); \
- __asm__ __volatile__ ("bic X1,X1,#(0x1<<7)"); \
- __asm__ __volatile__ ("msr DAIF, X1"); \
-
-/****************************************************************************/
-/**
-* @brief Disable the nested interrupts by setting the I bit in DAIF. This
-* macro is defined for Cortex-A53 64 bit mode BSP
configured to run
-* at EL3.
-*
-* @return None.
-*
-* @note This macro is meant to be called in the interrupt service routines.
-* This macro cannot be used independently. It can only be
used when
-* nesting of interrupts have been enabled by using the
macro
-* Xil_EnableNestedInterrupts(). In a typical flow, the
user first
-* calls the Xil_EnableNestedInterrupts in the ISR at the
appropriate
-* point. The user then must call this macro before
exiting the interrupt
-* service routine. This macro puts the ARM back in IRQ
mode and
-* hence sets back the I bit.
-******************************************************************************/
-#define Xil_DisableNestedInterrupts() \
- __asm__ __volatile__ ("ldp X1,X2, [sp,#0x10]!"); \
- __asm__ __volatile__ ("msr ELR_EL3, X1"); \
- __asm__ __volatile__ ("msr SPSR_EL3, X2"); \
- __asm__ __volatile__ ("mrs X1, DAIF"); \
- __asm__ __volatile__ ("orr X1, X1, #(0x1<<7)"); \
- __asm__ __volatile__ ("msr DAIF, X1"); \
-
-#elif (defined (EL1_NONSECURE) && (EL1_NONSECURE==1))
-/****************************************************************************/
-/**
-* @brief Enable nested interrupts by clearing the I bit in DAIF.This
-* macro is defined for Cortex-A53 64 bit mode and
Cortex-A72 64 bit
-* BSP configured to run at EL1 NON SECURE
-*
-* @return None.
-*
-* @note This macro is supposed to be used from interrupt handlers. In the
-* interrupt handler the interrupts are disabled by
default (I bit
-* is set as 1). To allow nesting of interrupts, this
macro should be
-* used. It clears the I bit. Once that bit is cleared and
provided the
-* preemption of interrupt conditions are met in the GIC,
nesting of
-* interrupts will start happening.
-* Caution: This macro must be used with caution. Before
calling this
-* macro, the user must ensure that the source of the
current IRQ
-* is appropriately cleared. Otherwise, as soon as we
clear the I
-* bit, there can be an infinite loop of interrupts with an
-* eventual crash (all the stack space getting consumed).
-******************************************************************************/
-#define Xil_EnableNestedInterrupts() \
- __asm__ __volatile__ ("mrs X1, ELR_EL1"); \
- __asm__ __volatile__ ("mrs X2, SPSR_EL1"); \
- __asm__ __volatile__ ("stp X1,X2, [sp,#-0x10]!"); \
- __asm__ __volatile__ ("mrs X1, DAIF"); \
- __asm__ __volatile__ ("bic X1,X1,#(0x1<<7)"); \
- __asm__ __volatile__ ("msr DAIF, X1"); \
-
-/****************************************************************************/
-/**
-* @brief Disable the nested interrupts by setting the I bit in DAIF. This
-* macro is defined for Cortex-A53 64 bit mode and
Cortex-A72 64 bit
-* BSP configured to run at EL1 NON SECURE
-*
-* @return None.
-*
-* @note This macro is meant to be called in the interrupt service routines.
-* This macro cannot be used independently. It can only be
used when
-* nesting of interrupts have been enabled by using the
macro
-* Xil_EnableNestedInterrupts(). In a typical flow, the
user first
-* calls the Xil_EnableNestedInterrupts in the ISR at the
appropriate
-* point. The user then must call this macro before
exiting the interrupt
-* service routine. This macro puts the ARM back in IRQ
mode and
-* hence sets back the I bit.
-******************************************************************************/
-#define Xil_DisableNestedInterrupts() \
- __asm__ __volatile__ ("ldp X1,X2, [sp,#0x10]!"); \
- __asm__ __volatile__ ("msr ELR_EL1, X1"); \
- __asm__ __volatile__ ("msr SPSR_EL1, X2"); \
- __asm__ __volatile__ ("mrs X1, DAIF"); \
- __asm__ __volatile__ ("orr X1, X1, #(0x1<<7)"); \
- __asm__ __volatile__ ("msr DAIF, X1"); \
-
-#elif (!defined (__aarch64__) && !defined (ARMA53_32))
-/****************************************************************************/
-/**
-* @brief Enable nested interrupts by clearing the I and F bits in CPSR.
This
-* API is defined for cortex-a9 and cortex-r5.
-*
-* @return None.
-*
-* @note This macro is supposed to be used from interrupt handlers. In the
-* interrupt handler the interrupts are disabled by
default (I and F
-* are 1). To allow nesting of interrupts, this macro
should be
-* used. It clears the I and F bits by changing the ARM
mode to
-* system mode. Once these bits are cleared and provided
the
-* preemption of interrupt conditions are met in the GIC,
nesting of
-* interrupts will start happening.
-* Caution: This macro must be used with caution. Before
calling this
-* macro, the user must ensure that the source of the
current IRQ
-* is appropriately cleared. Otherwise, as soon as we
clear the I and
-* F bits, there can be an infinite loop of interrupts
with an
-* eventual crash (all the stack space getting consumed).
-******************************************************************************/
-#define Xil_EnableNestedInterrupts() \
- __asm__ __volatile__ ("stmfd sp!, {lr}"); \
- __asm__ __volatile__ ("mrs lr, spsr"); \
- __asm__ __volatile__ ("stmfd sp!, {lr}"); \
- __asm__ __volatile__ ("msr cpsr_c, #0x1F"); \
- __asm__ __volatile__ ("stmfd sp!, {lr}");
-/****************************************************************************/
-/**
-* @brief Disable the nested interrupts by setting the I and F bits. This
API
-* is defined for cortex-a9 and cortex-r5.
-*
-* @return None.
-*
-* @note This macro is meant to be called in the interrupt service routines.
-* This macro cannot be used independently. It can only be
used when
-* nesting of interrupts have been enabled by using the
macro
-* Xil_EnableNestedInterrupts(). In a typical flow, the
user first
-* calls the Xil_EnableNestedInterrupts in the ISR at the
appropriate
-* point. The user then must call this macro before
exiting the interrupt
-* service routine. This macro puts the ARM back in
IRQ/FIQ mode and
-* hence sets back the I and F bits.
-******************************************************************************/
-#define Xil_DisableNestedInterrupts() \
- __asm__ __volatile__ ("ldmfd sp!, {lr}"); \
- __asm__ __volatile__ ("msr cpsr_c, #0x92"); \
- __asm__ __volatile__ ("ldmfd sp!, {lr}"); \
- __asm__ __volatile__ ("msr spsr_cxsf, lr"); \
- __asm__ __volatile__ ("ldmfd sp!, {lr}"); \
-
-#endif
-/************************** Variable Definitions ****************************/
-
-/************************** Function Prototypes *****************************/
-
-extern void Xil_ExceptionRegisterHandler(u32 Exception_id,
- Xil_ExceptionHandler Handler,
- void *Data);
-
-extern void Xil_ExceptionRemoveHandler(u32 Exception_id);
-extern void Xil_GetExceptionRegisterHandler(u32 Exception_id,
- Xil_ExceptionHandler *Handler, void
**Data);
-
-extern void Xil_ExceptionInit(void);
-#if defined (__aarch64__)
-void Xil_SyncAbortHandler(void *CallBackRef);
-void Xil_SErrorAbortHandler(void *CallBackRef);
-#else
-extern void Xil_DataAbortHandler(void *CallBackRef);
-extern void Xil_PrefetchAbortHandler(void *CallBackRef);
-extern void Xil_UndefinedExceptionHandler(void *CallBackRef);
-#endif
-
-#ifdef __cplusplus
-}
-#endif /* __cplusplus */
-
-#endif /* XIL_EXCEPTION_H */
-/**
-* @} End of "addtogroup arm_exception_apis".
-*/
diff --git a/rtemslwip/xilinx/xil_printf.h b/rtemslwip/xilinx/xil_printf.h
deleted file mode 100644
index 3da55bd..0000000
--- a/rtemslwip/xilinx/xil_printf.h
+++ /dev/null
@@ -1,33 +0,0 @@
-/*
- * Copyright (C) 2022 On-Line Applications Research Corporation (OAR)
- * Written by Kinsey Moore <kinsey.mo...@oarcorp.com>
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions
- * are met:
- * 1. Redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer.
- * 2. Redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#ifndef XIL_PRINTF_H
-#define XIL_PRINTF_H
-
-#define xil_printf( args ... ) printf( args )
-#define print( args ... ) printf( args )
-
-#endif
diff --git a/rtemslwip/xilinx/xil_smc.h b/rtemslwip/xilinx/xil_smc.h
deleted file mode 100644
index d35e631..0000000
--- a/rtemslwip/xilinx/xil_smc.h
+++ /dev/null
@@ -1 +0,0 @@
-/* This file is a stub and intentionally left blank */
--
2.34.1
_______________________________________________
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel
