On Sun, Nov 11, 2012 at 5:39 AM, Viresh Kumar <viresh.ku...@linaro.org> wrote:
> From: Shiraz Hashim <shiraz.has...@st.com>
>
> SPEAr platform provides a provision to control chipselects of ARM PL022 Prime
> Cell spi controller through its system registers, which otherwise remains
> under
> PL022 control which some protocols do not want.
So I guess this platform us utilizing the cs_control field of the
PL022 platform data to do the actual magic, right?
> This patch adds spics controller nodes in device tree for various SPEAr13xx
> SoCs.
>
> Cc: Linus Walleij <linus.wall...@linaro.org>
> Signed-off-by: Shiraz Hashim <shiraz.has...@st.com>
> Reviewed-by: Vipin Kumar <vipin.ku...@st.com>
> Signed-off-by: Viresh Kumar <viresh.ku...@linaro.org>
(...)
> ahb {
> + spics: spics@e0700000{
> + compatible = "st,spear-spics-gpio";
> + reg = <0xe0700000 0x1000>;
> + st-spics,peripcfg-reg = <0x3b0>;
> + st-spics,sw-enable-bit = <12>;
> + st-spics,cs-value-bit = <11>;
> + st-spics,cs-enable-mask = <3>;
> + st-spics,cs-enable-shift = <8>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + };
> +
Are these bindings documented?
Apart from that remark:
Acked-by: Linus Walleij <linus.wall...@linaro.org>
Yours,
Linus Walleij
_______________________________________________
devicetree-discuss mailing list
devicetree-discuss@lists.ozlabs.org
https://lists.ozlabs.org/listinfo/devicetree-discuss
