El Dom 23 Sep 2001 04:50, escribiste:
> According to the register ref. (p.4-26), "GB" means "BGA package, AGP:
> both 1x and 2x)." I have an LT Pro, which has "LB" in the device ID.
> This is in the CFG_CHIP_TYPE in CONFIG_CHIP_ID. There's also a class,
> foundry ID, and major/minor numbers in CONFIG_CHIP_ID.
>
> At any rate, I just looked at the dri trunk and it looks like there was a
> change here. The 'else' (mentioned in my previous mail) is now:
>
> else if (Chip < ATI_CHIP_264VT4)
>
> I checked, and all other references to these regs in the code work the
> same way, so if the code is correct it seems that:
>
> BUS_FIFO_ERR_INT_EN, BUS_FIFO_ERR_INT are used for chips < ATI_CHIP_264VTB
> BUS_HOST_ERR_INT_EN, BUS_HOST_ERR_INT are used for chips < ATI_CHIP_264VT4
Perhaps we should work with the latest DRI trunk. Do you think it worth the
effort?
A logical analysis: The reset engine code is ORing the BUS_CNTL
with 0x00a00000, right? But we are suspecting that the component 0x00800000
could be read only, and after looking at the code and the defines, it seems
that this bit is redefined for the newer cards. Well, if the bit were
read-only, the DRI_INFO for that register could learn us something. In my
laptop, the BUS_CNTL before and after the DMA tests is always:
BUS_CNTL = 0x7b3fa001
As you can see, the 0x00800000 is not set, and the 0x00200000 is set. Perhaps
this is meaning that this bit is read-only and, so, the supposed
obsoleted BUS_LAT16X ?
What value is holding your BUS_CNTL ?
--
M. Teira
_______________________________________________
Dri-devel mailing list
[EMAIL PROTECTED]
https://lists.sourceforge.net/lists/listinfo/dri-devel
