On Tue, Dec 01, 2015 at 02:47:57PM -0500, ira.we...@intel.com wrote:
> From: Dean Luick <dean.lu...@intel.com>
>
> Correctly set half-swing for integrated devices. A0 needs all fields set for
> CcePcieCtrl. B0 and later only need a few fields set.
>
> Reviewed-by: Stuart Summers <john.s.summ...@intel.com>
> Signed-off-by: Dean Luick <dean.lu...@intel.com>
> Signed-off-by: Ira Weiny <ira.we...@intel.com>
>
> ---
> Changes from V1:
> Add comments concerning the very long names.
>
> Changes from V2:
> Remove PC Macro and define short names to be used in the code.
>
> Changes from V3:
> Use newly defined dd_dev_dbg rather than dd_dev_info
>
> drivers/staging/rdma/hfi1/chip_registers.h | 11 ++++
> drivers/staging/rdma/hfi1/pcie.c | 82
> ++++++++++++++++++++++++++++--
> 2 files changed, 89 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/staging/rdma/hfi1/chip_registers.h
> b/drivers/staging/rdma/hfi1/chip_registers.h
> index bf45de29d8bd..d0deb2278635 100644
> --- a/drivers/staging/rdma/hfi1/chip_registers.h
> +++ b/drivers/staging/rdma/hfi1/chip_registers.h
> @@ -549,6 +549,17 @@
> #define CCE_MSIX_TABLE_UPPER (CCE + 0x000000100008)
> #define CCE_MSIX_TABLE_UPPER_RESETCSR 0x0000000100000000ull
> #define CCE_MSIX_VEC_CLR_WITHOUT_INT (CCE + 0x000000110400)
> +#define CCE_PCIE_CTRL (CCE + 0x0000000000C0)
> +#define CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_MASK 0x3ull
> +#define CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_SHIFT 0
> +#define CCE_PCIE_CTRL_PCIE_LANE_DELAY_MASK 0xFull
> +#define CCE_PCIE_CTRL_PCIE_LANE_DELAY_SHIFT 2
> +#define CCE_PCIE_CTRL_XMT_MARGIN_OVERWRITE_ENABLE_SHIFT 8
> +#define CCE_PCIE_CTRL_XMT_MARGIN_SHIFT 9
> +#define CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_MASK 0x1ull
> +#define CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_SHIFT 12
> +#define CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_MASK 0x7ull
> +#define CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_SHIFT 13
> #define CCE_REVISION (CCE + 0x000000000000)
> #define CCE_REVISION2 (CCE + 0x000000000008)
> #define CCE_REVISION2_HFI_ID_MASK 0x1ull
> diff --git a/drivers/staging/rdma/hfi1/pcie.c
> b/drivers/staging/rdma/hfi1/pcie.c
> index 0b7eafb0fc70..eb3e2159ad41 100644
> --- a/drivers/staging/rdma/hfi1/pcie.c
> +++ b/drivers/staging/rdma/hfi1/pcie.c
> @@ -867,6 +867,83 @@ static void arm_gasket_logic(struct hfi1_devdata *dd)
> }
>
> /*
> + * CCE_PCIE_CTRL long name helpers
> + * We redefine these shorter macros to use in the code while leaving
> + * chip_registers.h to be autogenerated from the hardware spec.
> + */
> +#define LANE_BUNDLE_MASK CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_MASK
> +#define LANE_BUNDLE_SHIFT CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_SHIFT
> +#define LANE_DELAY_MASK CCE_PCIE_CTRL_PCIE_LANE_DELAY_MASK
> +#define LANE_DELAY_SHIFT CCE_PCIE_CTRL_PCIE_LANE_DELAY_SHIFT
> +#define MARGIN_OVERWRITE_ENABLE_SHIFT
> CCE_PCIE_CTRL_XMT_MARGIN_OVERWRITE_ENABLE_SHIFT
> +#define MARGIN_SHIFT CCE_PCIE_CTRL_XMT_MARGIN_SHIFT
> +#define MARGIN_G1_G2_OVERWRITE_MASK
> CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_MASK
> +#define MARGIN_G1_G2_OVERWRITE_SHIFT
> CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_SHIFT
> +#define MARGIN_GEN1_GEN2_MASK CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_MASK
> +#define MARGIN_GEN1_GEN2_SHIFT
> CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_SHIFT
> +
> + /*
> + * Write xmt_margin for full-swing (WFR-B) or half-swing (WFR-C).
> + */
> +static void write_xmt_margin(struct hfi1_devdata *dd, const char *fname)
> +{
> + u64 pcie_ctrl;
> + u64 xmt_margin;
> + u64 xmt_margin_oe;
> + u64 lane_delay;
> + u64 lane_bundle;
> +
> + pcie_ctrl = read_csr(dd, CCE_PCIE_CTRL);
> +
> + /*
> + * For Discrete, use full-swing.
> + * - PCIe TX defaults to full-swing.
> + * Leave this register as default.
> + * For Integrated, use half-swing
> + * - Copy xmt_margin and xmt_margin_oe
> + * from Gen1/Gen2 to Gen3.
> + */
> + if (dd->pcidev->device == PCI_DEVICE_ID_INTEL1) { /* integrated */
> + /* extract initial fields */
> + xmt_margin = (pcie_ctrl >> MARGIN_GEN1_GEN2_SHIFT)
> + & MARGIN_GEN1_GEN2_MASK;
> + xmt_margin_oe = (pcie_ctrl >> MARGIN_G1_G2_OVERWRITE_SHIFT)
> + & MARGIN_G1_G2_OVERWRITE_MASK;
> + lane_delay = (pcie_ctrl >> LANE_DELAY_SHIFT) & LANE_DELAY_MASK;
> + lane_bundle = (pcie_ctrl >> LANE_BUNDLE_SHIFT)
> + & LANE_BUNDLE_MASK;
> +
> + /*
> + * For A0, EFUSE values are not set. Override with the
> + * correct values.
> + */
> + if (is_a0(dd)) {
This line causes a build error, please be more careful and test your
patches before you send them out :(
_______________________________________________
devel mailing list
de...@linuxdriverproject.org
http://driverdev.linuxdriverproject.org/mailman/listinfo/driverdev-devel
