checkpatch script is complaining about the use of printk instead
of use more proper dev_* kernel functions. Replace all of them
removing warnings.

Signed-off-by: Sergio Paracuellos <sergio.paracuel...@gmail.com>
---
 drivers/staging/mt7621-pci/pci-mt7621.c | 14 ++++++++------
 1 file changed, 8 insertions(+), 6 deletions(-)

diff --git a/drivers/staging/mt7621-pci/pci-mt7621.c 
b/drivers/staging/mt7621-pci/pci-mt7621.c
index f3d6401..77a03d4 100644
--- a/drivers/staging/mt7621-pci/pci-mt7621.c
+++ b/drivers/staging/mt7621-pci/pci-mt7621.c
@@ -406,8 +406,10 @@ static void mt7621_enable_phy(struct mt7621_pcie_port 
*port)
        set_phy_for_ssc(port);
 }
 
-static void setup_cm_memory_region(struct resource *mem_resource)
+static void setup_cm_memory_region(struct mt7621_pcie *pcie)
 {
+       struct resource *mem_resource = &pcie->mem;
+       struct device *dev = pcie->dev;
        resource_size_t mask;
 
        if (mips_cps_numiocu(0)) {
@@ -420,7 +422,7 @@ static void setup_cm_memory_region(struct resource 
*mem_resource)
 
                write_gcr_reg1_base(mem_resource->start);
                write_gcr_reg1_mask(mask | CM_GCR_REGn_MASK_CMTGT_IOCU0);
-               printk("PCI coherence region base: 0x%08llx, mask/settings: 
0x%08llx\n",
+               dev_info(dev, "PCI coherence region base: 0x%08llx, 
mask/settings: 0x%08llx\n",
                        (unsigned long long)read_gcr_reg1_base(),
                        (unsigned long long)read_gcr_reg1_mask());
        }
@@ -779,7 +781,7 @@ pcie(2/1/0) link status     pcie2_num       pcie1_num       
pcie0_num
                           RT6855_PCIE0_OFFSET + RALINK_PCI_IMBASEBAR0_ADDR);
                pcie_write(pcie, 0x06040001,
                           RT6855_PCIE0_OFFSET + RALINK_PCI_CLASS);
-               printk("PCIE0 enabled\n");
+               dev_info(dev, "PCIE0 enabled\n");
        }
 
        //PCIe1
@@ -791,7 +793,7 @@ pcie(2/1/0) link status     pcie2_num       pcie1_num       
pcie0_num
                           RT6855_PCIE1_OFFSET + RALINK_PCI_IMBASEBAR0_ADDR);
                pcie_write(pcie, 0x06040001,
                           RT6855_PCIE1_OFFSET + RALINK_PCI_CLASS);
-               printk("PCIE1 enabled\n");
+               dev_info(dev, "PCIE1 enabled\n");
        }
 
        //PCIe2
@@ -803,7 +805,7 @@ pcie(2/1/0) link status     pcie2_num       pcie1_num       
pcie0_num
                           RT6855_PCIE2_OFFSET + RALINK_PCI_IMBASEBAR0_ADDR);
                pcie_write(pcie, 0x06040001,
                           RT6855_PCIE2_OFFSET + RALINK_PCI_CLASS);
-               printk("PCIE2 enabled\n");
+               dev_info(dev, "PCIE2 enabled\n");
        }
 
        switch (pcie_link_status) {
@@ -838,7 +840,7 @@ pcie(2/1/0) link status     pcie2_num       pcie1_num       
pcie0_num
                return err;
        }
 
-       setup_cm_memory_region(&pcie->mem);
+       setup_cm_memory_region(pcie);
 
        err = mt7621_pcie_request_resources(pcie, &res);
        if (err) {
-- 
2.7.4

_______________________________________________
devel mailing list
de...@linuxdriverproject.org
http://driverdev.linuxdriverproject.org/mailman/listinfo/driverdev-devel

Reply via email to