>
> The PCI bus has two inherent limits, bandwidth (bytes/sec) and
> transactions per second.
> With more queues you increase the number of transactions per second. Under
> load,
> which is where it matters, NAPI will be in polling mode. And in that mode,
> the
> busy queues will each have a CPU reading the status register.
>
>
Hi Stephen,
Good point. Thanks a lot.
Are there any methods that we can use to check whether the PCI bus has been
a bottleneck? For example, we can use Oprofile to locate other bottlenecks.
I didn't find out a similar tool designed for profiling PCI bus usage.
Thanks.
--Junchang
------------------------------------------------------------------------------
Live Security Virtual Conference
Exclusive live event will cover all the ways today's security and
threat landscape has changed and how IT managers can respond. Discussions
will include endpoint security, mobile security and the latest in malware
threats. http://www.accelacomm.com/jaw/sfrnl04242012/114/50122263/
_______________________________________________
E1000-devel mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/e1000-devel
To learn more about Intel® Ethernet, visit
http://communities.intel.com/community/wired
