It means the layer definition is not complete and there is not
information to create a pure node (piece of geometry) for the layer DIODE.
Do you have the line below?
<layer name="DIODE" fun="<something>">
* <pureLayerNode name="DIODE-Node" port="Port_Diode">
<lambda>3.0</lambda>
</pureLayerNode>*
....
</layer>
Gilda
oliverks wrote, on 6/13/10 12:36 PM:
OK so I have created some new layers by editing the technology. Now
when I try to import my GDSII file I get
Error: no pure layer node for layer 'DIODE', ignoring it in cells:
cx08a2dl:LOGIC0L{lay}, cx08a2dl:LOGIC1L{lay}
I have define the layer as function transistor.
What should I be doing here?
Oliver
--
You received this message because you are subscribed to the Google Groups "Electric
VLSI Editor" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/electricvlsi?hl=en.