At 02:58 PM 7/15/2013, you wrote:
Dear All,

I am new to Electric. I wonder how well Electric perform in the layout of a large design, e.g. 1 million transistors in a 0.25um CMOS process, esp. the full chip netlist extraction, DRC, and LVS. Could you comment on these?

Thanks,
Yonggang

Electric can certainly handle a 1 million transistor design, but much of its ability depends on how much you use hierarchy. If you expect to create a flat design, where a single cell has 1 million transistors, then this will consume much memory and time and run slowly. If, on the other hand, you use hierarchy, then the system will much more easily be able to manage your design.

   -Steven Rubin

--
You received this message because you are subscribed to the Google Groups "Electric 
VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
For more options, visit https://groups.google.com/groups/opt_out.


Reply via email to