I'm using a set of metal connections with same name in a layout cell to
shortcut inputs to different cells, see attached figure.
I'm doing this as a way to avoid the hassle to connect those while
simulating, the metal lines gets the same SPICE node name so I can apply a
single voltage source to it and stimulate those with the same signal.
The DRC complains that """Network Errors error […]: Network: Layout cell
'[…]{lay}' has nets with same name in""". Is there a way to obtain the same
result while keeping the cell valid for DRC?
This is easily one in gschem, the gEDA schematic, where multiple lines can
indeed have the same netname or in PSpice with the "bubble" component that
implements a virtual shortcut without cluttering the schematic.
Regards
--
Andrea
--
You received this message because you are subscribed to the Google Groups
"Electric VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to [email protected].
For more options, visit https://groups.google.com/d/optout.
