The only one I have heard about is HSpice RF module (paid), but I don't
know the specifics of it to point to you this or that simulator for doing
the analyses you're looking for. The best free ones I can point out are
NGSpice and Spice Opus. Don't know the difference between them, but I've
seen papers written with the support of Spice Opus. It must have its value.

On Wed, Oct 7, 2020 at 11:24 AM R K Tiwary <
[email protected]> wrote:

> Can some one suggest free tool for simulation of  RF Microelectronis
> circuit ?
>
> Sent from my iPhone
>
> On 07-Oct-2020, at 3:20 PM, Yaqub Mahnashi <[email protected]> wrote:
>
> 
> [image: Boxbe] <https://www.boxbe.com/overview> This message is eligible
> for Automatic Cleanup! ([email protected]) Add cleanup rule
> <https://www.boxbe.com/popup?url=https%3A%2F%2Fwww.boxbe.com%2Fcleanup%3Fkey%3Df2AsEcer8AZa647Ss9NGUDK7RuiUe6xlbiULjlIFAbM%253D%26token%3DMUrNXgFzG22p8iU3JGg2z9NkB0WHLYANpPrfxdnRmNOsLOhq4lmgdHTn8EPt%252Byi%252FGKU9795V9e7ebC5m1h4ugfYMLk7vxmk4p%252FquBJH%252B%252Booptmpy1NFk7u0pjaDOOeeHjYDq1R02leQ%253D&tc_serial=53514241691&tc_rand=609260181&utm_source=stf&utm_medium=email&utm_campaign=ANNO_CLEANUP_ADD&utm_content=001&;>
> | More info
> <http://blog.boxbe.com/general/boxbe-automatic-cleanup?tc_serial=53514241691&tc_rand=609260181&utm_source=stf&utm_medium=email&utm_campaign=ANNO_CLEANUP_ADD&utm_content=001&;>
> thanks Patrick,
> Yes, it is only the DRC for layout that generates this ''exception
> caught'' error. DRC works fine with schematic.
> I am using JRE v1.8.0 along with Java3D v1.5.1 to see the 3D view, and
> windows 10.
> Attached is the jelib library that has a simple common-source amplifier,
> even with this simple layout I got the same error.
>
> Regards,
> Yaqub
>
> --
> You received this message because you are subscribed to the Google Groups
> "Electric VLSI Editor" group.
> To unsubscribe from this group and stop receiving emails from it, send an
> email to [email protected].
> To view this discussion on the web visit
> https://groups.google.com/d/msgid/electricvlsi/ba4cbdd2-6c94-41a3-910a-e28f782978fen%40googlegroups.com
> <https://groups.google.com/d/msgid/electricvlsi/ba4cbdd2-6c94-41a3-910a-e28f782978fen%40googlegroups.com?utm_medium=email&utm_source=footer>
> .
> <test1.rar>
>
> --
> You received this message because you are subscribed to the Google Groups
> "Electric VLSI Editor" group.
> To unsubscribe from this group and stop receiving emails from it, send an
> email to [email protected].
> To view this discussion on the web visit
> https://groups.google.com/d/msgid/electricvlsi/B59C56C4-06D8-4E25-A934-3E3598A2E0C9%40pilani.bits-pilani.ac.in
> <https://groups.google.com/d/msgid/electricvlsi/B59C56C4-06D8-4E25-A934-3E3598A2E0C9%40pilani.bits-pilani.ac.in?utm_medium=email&utm_source=footer>
> .
>


-- 
Patrick Mendes dos Santos, Professor, M.Sc.
Departamento de Engenharia Elétrica / Electrical Engineering Department
Federal Center of Technological Education of Minas Gerais (CEFET-MG).
Campus II, Av. Amazonas, 7675, Nova Gameleira. CEP: 30510-000.
Belo Horizonte, Minas Gerais. Brazil.
Phone: +55  31 3319 6834.
e-mail: [email protected]
Website: http://www.eng-eletrica.bh.cefetmg.br/
<http://www.engenhariaeletrica.cefetmg.br>

-- 
You received this message because you are subscribed to the Google Groups 
"Electric VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email 
to [email protected].
To view this discussion on the web visit 
https://groups.google.com/d/msgid/electricvlsi/CACog4cHmS-isSXZO7UPhevng3U_ai40HKPKkZa0vQiVJ7NNLCw%40mail.gmail.com.

Reply via email to