Support for parasitics in the Spice decks is weak. There are a two
options in the "Spice/CDL" Preferences: "Trans area/perimeter only" and
"Conservative RC". Neither is as good as you probably want, and they may
not work on resistors at all. They certainly don't recognize resistive
poly layers.
-Steven Rubin
On 6/16/2021 12:23 PM, Alexandre Rusev wrote:
Do we have parasitic capacitance extraction for resistors?
Thought technology defend parasitic capacitance for resistive poly
layer I don't see parasitic capacitance lumped elements for reistors
in spice netlist.
Am I doing something wrong or this feature is not supported now?
The reason why I need them is following:
We are working on multiphase ring oscillators with resistive feedbacks.
These oscillators are used for building picotimers so they are running
at critical speeds (likes 2.5GHz for 180nm process), so post layout
simulation which takes into account resistors parasitics caps is very
important for us.
--
You received this message because you are subscribed to the Google
Groups "Electric VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send
an email to [email protected]
<mailto:[email protected]>.
To view this discussion on the web visit
https://groups.google.com/d/msgid/electricvlsi/CACoSTq%2BVd-5bBsrqVjEgGvBMS7QiHaNAxtF%3DN9zOmStUzgKGQQ%40mail.gmail.com
<https://groups.google.com/d/msgid/electricvlsi/CACoSTq%2BVd-5bBsrqVjEgGvBMS7QiHaNAxtF%3DN9zOmStUzgKGQQ%40mail.gmail.com?utm_medium=email&utm_source=footer>.
--
You received this message because you are subscribed to the Google Groups "Electric
VLSI Editor" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to [email protected].
To view this discussion on the web visit
https://groups.google.com/d/msgid/electricvlsi/52485b9d-fd5a-7691-cda1-6800ffca1ccd%40rulabinsky.com.
