https://gcc.gnu.org/bugzilla/show_bug.cgi?id=105251

Andrew Pinski <pinskia at gcc dot gnu.org> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |RESOLVED
         Resolution|---                         |INVALID

--- Comment #3 from Andrew Pinski <pinskia at gcc dot gnu.org> ---
Why do you think this is a bug in GCC?
The definition:
hardware_destructive_interference_size:
Minimum offset between two objects to avoid false sharing

hardware_constructive_interference_size :
Maximum size of contiguous memory to promote true sharing

In aarch64, the sizes are defaulting to 256/64 as the max cache line size is
256 while the normal cache line size is 64.

I don't see this as a bug in GCC.
The code is assuming false definitions of these values.

Reply via email to