Messages by Date
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] ifcvt: Clarify if_info.original_cost.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add missing define_insn_reservation to tt-ascalon-d8.md [PR121982]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/122051] Fix pmode_reg_or_uimm5_operand for thead vector
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH][PR target/121778] RISC-V: Improve rotation detection for RISC-V
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Optimize clear-lowest-set-bit sequence when ctz is nearby
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix can_find_related_mode_p for VLS types
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test case of unsigned scalar SAT_MUL form 5 for mul
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Correct lmul estimation
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar widening floating-point add
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/121983] Fix unprotected REGNO invocation
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Improve slide patterns recognition
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vwsubu.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Only Save/Restore required registers for ILP32E/LP64E
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar widening floating-point multiply
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesvdot ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vwaddu.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test case of unsigned scalar SAT_MUL form 5 for widen-mul
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PR tree-optimization/58727] Don't over-simplify constants`
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] gcc: introduce the dep_fusion pass
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Adjust recently added test
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vwaddu.vv to vwaddu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/121213] Avoid unnecessary sign extension in amoswap sequence
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Allow profiles input in '--with-arch' option.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Imply zicsr for sdtrig and ssstrict extensions.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Widening-Mul: Refine build_and_insert_cast when rhs is cast
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix vendor intrinsic tests for disabled multilib configurations
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support vnclip idiom testcase [PR120378]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Match: Support SAT_TRUNC variant NARROW_CLIP
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Suppress cross CC sibcall optimization from vector
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add min/max patterns for ifcvt.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix typo in tt-ascalon-d8's pipeline description [PR121878]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar dual widening floating-point sub
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar single widening floating-point sub
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar single widening floating-point add
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adjust tt-ascalon-d8 branch cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar single-width floating-point sub
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar single-width floating-point reverse sub
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar single-width floating-point add
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add patterns for vector-scalar IEEE floating-point max
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] gcc: introduce the dep_fusion pass
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Fix ordering of pipeline models
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesvpackfph ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vnmsub.vv unsigned combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vnmsub.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vnmsub.vv to vnmsub.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] dep_fusion: Fix if target does not have macro fusion [PR121835]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesvsintload ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesvbfhcvt ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add tt-ascalon-d8 pipeline description
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmadd.vv to vmadd.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Allow errors to be suppressed when parsing architectures
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmadd.vv unsigned combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adjust the vmacc.vx combine test cases
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmadd.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix extension subset check in riscv_can_inline_p
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesperf ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for the XAndesbfhcvt ISA extension.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add basic XAndes vendor extension support.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix is_vlmax_len_p and use for strided ops.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add Zbb extension sext testcase.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Update Zba 'shNadd.uw' testcase.`
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Remove unused print_ext_doc_entry function [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Improve initial RTL generation for SImode adds on rv64
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test case for unsigned scalar SAT_MUL form 4
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add patterns for vector-scalar IEEE floating-point min
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vnmsac.vv unsigned combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vnmsac.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vnmsac.vv to vnmsac.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pattern for vector-scalar floating-point min
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Remove xfail marker on RISC-V test
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: Fix vf_vfmul and vf_vfrdiv
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [committed] RISC-V Testsuite hygiene
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] More RISC-V testsuite hygiene
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Add pattern for vector-scalar single-width floating-point multiply
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Add pattern for reverse floating-point divide
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Fix RISC-V bootstrap
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmacc.vv unsigned combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmacc.vv signed combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmacc.vv to vmacc.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Replace deprecated FUNCTION_VALUE/LIBCALL_VALUE macros with target hooks
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Fix invalid right shift count with recent ifcvt changes
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PR rtl-optimization/120553] Improve selecting between constants based on sign bit test
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for scalar unsigned SAT_MUL form 3
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: Fix DejaGnu support for riscv_zvfh
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PR target/121213] Avoid unnecessary constant load in amoswap
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] regrename: treat writes as reads for fused instruction pairs
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] ira: tie output allocnos for fused instruction pairs
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Fix block matching in arch-canonicalize [PR121538]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Update the comments of vx combine [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add missed DONE for vx combine pattern [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: MIPS prefetch extensions for MIPS RV64 P8700 and can be enabled with xmipscbop.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PR target/119275][RISC-V] Avoid calling gen_lowpart in cases where it would ICE
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/121531] Cover missing insn types in p400 and p600 scheduler models
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/121160] Avoid bogus force_reg call
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/121113] Handle HFmode in various insn reservations
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: RISC-V: Add test for vec_duplicate + vmerge.vvm combine with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vmerge.vv to vmerge.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Improve initial code generation for addsi/adddi
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Expand const_vector with 2 elts per pattern.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Don't run tests requiring "B" on designs without "B"
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for scalar unsigned SAT_MUL form 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refactor the vec_duplicate cost on gpr/fpr2vr-cost param
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix scalar code-gen of unsigned SAT_MUL
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Read extension data from riscv-ext*.def for arch-canonicalize
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for signed avg ceil vx combine
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support -march=unset
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adding H to the canonical order [PR121312]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for unsigned avg ceil vx combine.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaadd.vv combine case 0 with GR2VR cost 0, 1 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vaadd.vv to vaadd.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Generate -mcpu and -mtune options from riscv-cores.def.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Remove use of structured binding to fix compiler warning
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: riscv-ext.def: Add allocated group IDs and group bit positions
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test cases for mul based unsigned scalar SAT_MUL
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test case for vaadd.vx combine polluting VXRM
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaadd.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Remove user-level interrupts
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add support for resumable non-maskable interrupt (RNMI) handlers
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] riscv: testsuite: Fix misalignment check.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix another vf FP16 combine run test failures
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Prepare dynamic LMUL heuristic for SLP.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Rework broadcast handling [PR121073].
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: Fix vx_vf_*run-1-f16.c run tests.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test case for vx combine polluting VXRM
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Avoid vaaddu.vx combine pattern pollute VXRM csr
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Add missing insn types to xiangshan.md and mips-p8700.md
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Restrict generic-vector-ooo DFA
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Change bellow in comments to below
Jeff Law via Libstdc++-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine for DImode
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Allow VLS DImode for sat_op vx DImode pattern
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine case 1 with GR2VR cost 0, 1 and 2 for QI, HI
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vaaddu.vv combine case 0 with GR2VR cost 0, 2 and 15 for QI, HI
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vaaddu.vv to vaaddu.vx on GR2VR cost for HI, QI and SI mode
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for unsigned scalar SAT_ADD form 8 and form 9
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refine the test case for vector avg_floor and avg_ceil [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: prevent NULL_RTX dereference in riscv_macro_fusion_pair_p ()
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add ashiftrt operand 2 for vector avg_floor and avg_ceil
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Vector-scalar widening negate-multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix vsetvl merge rule.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support RVVDImode for avg3_ceil auto vect
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v5] RISC-V: Mips P8700 Conditional Move Support.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Support RVVDImode for avg3_floor auto vect
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcase for rv32 SAT_MUL from uint64
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH v2] RISC-V: Vector-scalar widening multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for unsigned vector SAT_SUB form 11 and form 12
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Make zero-stride load broadcast a tunable.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISCV: Remove the v extension requirement for sat scalar run test
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Detect new fusions for RISC-V
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssub.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssub.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vssub.vv to vssub.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Enable zvfh for vector-scalar half-float run tests
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Adjust testdata for unsigned vector SAT_SUB
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/120642] Avoid propagating constant AVL for theadvector
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Disable uint128_t testcase of SAT_MUL when rv32
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Do not use vsetivli for THeadVector.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Ignore non-types in builtin function hash.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test cases for unsigned scalar SAT_MUL from uint128_t
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [committed][RISC-V] Fix testsuite fallout from check-function-bodies change
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Implement unsigned scalar SAT_MUL from uint128_t
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsadd.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsadd.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vsadd.vv to vsadd.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Add basic instrumentation to fusion detection
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add testcases for signed scalar SAT_ADD IMM form 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] Refactor record_function_versions.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/118886] Refine when two insns are signaled as fusion candidates
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: testsuite: Skip tests providing -march/-mcpu for ILP32E/ILP64E ABIs
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] [RISC-V] Fix shift type for RVV interleaved stepped patterns [PR120356]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssubu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vssubu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Reconcile the existing test due to cost model change
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vssubu.vv to vssubu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Ignore -Oz for most rvv testcase [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Primary vector pipeline model for sifive 7 series
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adding B ext, fp16 and missing scalar instruction type for sifive-7 pipeline model [PR120659
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Vector-scalar negate-multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Refactor the function bitmap_union_of_preds_with_entry
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add pipeline-checker script
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/119971] Avoid losing shift count masking
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: update prepare_ternary_operands to handle vector-scalar case [PR120828]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix build issue
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add Profiles RVA/B23S64 support.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add comment and reorder the the include files in riscv.md [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsaddu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add patterns for vector-scalar multiply-(subtract-)accumulate [PR119100]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vsaddu.vv to vsaddu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vsaddu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Fix ICE for expand_select_vldi [PR120652]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V][PR target/118241] Fix data prefetch predicate/constraint for RISC-V
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [RISC-V] Force several tests to use rocket tuning
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vminu.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] [PATCH] RISC-V: Use builtin clz/ctz when count_leading_zeros and count_trailing_zeros is used
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vminu.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Combine vec_duplicate + vminu.vv to vminu.vx on GR2VR cost
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add generic tune as default.
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Use riscv_2x_xlen_mode_p [NFC]
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Adding cost model for zilsd
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmin.vv combine case 1 with GR2VR cost 0, 1 and 2
Jeff Law via Gcc-cvs
-
2025/11/01
[gcc(refs/vendors/riscv/heads/gcc-15-with-riscv-opts)] RISC-V: Add test for vec_duplicate + vmin.vv combine case 0 with GR2VR cost 0, 2 and 15
Jeff Law via Gcc-cvs